Mostrar el registro sencillo del ítem
Modeling the switching behaviour of SuperJunction MOSFETs in cascode configuration with a low voltage silicon MOSFET
dc.contributor.author | Rodríguez Méndez, Juan | |
dc.contributor.author | Rodríguez Alonso, Alberto | |
dc.contributor.author | González Lamar, Diego | |
dc.contributor.author | Roig, Jaume | |
dc.contributor.author | Bauwens, Filip | |
dc.date.accessioned | 2017-03-30T08:11:39Z | |
dc.date.available | 2017-03-30T08:11:39Z | |
dc.date.issued | 2016 | |
dc.identifier.isbn | 978-1-5090-1815-4 | |
dc.identifier.uri | http://hdl.handle.net/10651/41594 | |
dc.description.abstract | This work presents a piecewise model to predict electrical waveforms of SuperJunction Cascode Configurations (SJ-CCs) during hard-switching operation. This ultra-fast high- voltage switch is composed of a SuperJunction MOSFET (SJ-FET) in Cascode Configuration (CC) with a Low-Voltage silicon MOSFET (LV-FET). SJ-CCs have been recently proposed as the first solution fully-based on silicon technologies that outperforms standalone SJ-FETs in high-frequency power converters. The model deeply explains its switching behaviour and it takes into account the most relevant parasitic elements and the strong non-linearity of the SJ-FET capacitances. Moreover, the model is validated with experimental measurements in a 240W boost converter using a SJ-CC composed of discrete devices | spa |
dc.description.sponsorship | Spanish Government under projects DPI2013-47176-C2-2-R (DOC-ANRI), MINECO-15-DPI2014-56358-JIN and FC-15-GRUPIN14-143, the scholarship FPU14/03268 and the funds FEDER | spa |
dc.language.iso | eng | spa |
dc.publisher | IEEE | spa |
dc.relation.ispartof | 2016 IEEE 17th Workshop on Control and Modeling for Power Electronics (COMPEL) | spa |
dc.rights | © 2016 IEEE | |
dc.subject | Hard-switching behaviour | spa |
dc.subject | Silicon | spa |
dc.subject | SuperJunction | spa |
dc.subject | MOSFET | spa |
dc.title | Modeling the switching behaviour of SuperJunction MOSFETs in cascode configuration with a low voltage silicon MOSFET | spa |
dc.type | conference output | spa |
dc.identifier.doi | 10.1109/COMPEL.2016.7556703 | |
dc.relation.projectID | DPI2013-47176-C2-2-R (DOC-ANRI) | |
dc.relation.projectID | MINECO-15-DPI2014-56358-JIN | |
dc.relation.projectID | FC-15-GRUPIN14-143 | |
dc.relation.projectID | FPU14/03268 | |
dc.relation.publisherversion | http://dx.doi.org/10.1109/COMPEL.2016.7556703 | spa |
dc.rights.accessRights | open access | spa |
dc.type.hasVersion | AM |
Ficheros en el ítem
Este ítem aparece en la(s) siguiente(s) colección(ones)
-
Capítulos de libros [6171]
-
Ingeniería Eléctrica, Electrónica, de Comunicaciones y de Sistemas [1026]
-
Investigaciones y Documentos OpenAIRE [7870]
Publicaciones resultado de proyectos financiados con fondos públicos