Mostrar el registro sencillo del ítem

Dynamic limits of a power-factor preregulator

dc.contributor.authorFernández González, Arturo José 
dc.contributor.authorSebastián Zúñiga, Francisco Javier 
dc.contributor.authorVillegas Saiz, Pedro José 
dc.contributor.authorHernando Álvarez, Marta María 
dc.contributor.authorGonzález Lamar, Diego 
dc.date.accessioned2013-11-12T10:42:26Z
dc.date.available2013-11-12T10:42:26Z
dc.date.issued2005
dc.identifier.citationIEEE Transactions on Industrial Electronics, 52(1), p. 77-87 (2005); doi:10.1109/TIE.2004.841136
dc.identifier.issn0278-0046
dc.identifier.urihttp://hdl.handle.net/10651/19524
dc.description.abstractPower-factor correction has been one of the hottest topics during the last few years and, hence, many new circuits have appeared. In general, it is assumed that preregulators based on multiplier circuits have poor dynamics and, then, a second stage is needed to improve the output voltage dynamic behavior. The other option is the use of single-stage topologies which have fast output voltage regulation although the input current waveform is not sinusoidal. This work presents an analysis of the dynamic behavior of a conventional power-factor preregulator. The objective is to find the limits of the dynamic characteristics of these circuits when the priority is to improve the output voltage regulation and not the total harmonic distortion or the power factor. A large-signal model is presented and the theoretical results are validated with a prototypespa
dc.format.extentp. 77-87spa
dc.language.isoeng
dc.relation.ispartofIEEE Transactions on Industrial Electronics, 52(1)spa
dc.titleDynamic limits of a power-factor preregulatorspa
dc.typejournal article
dc.identifier.doi10.1109/TIE.2004.841136
dc.relation.publisherversionhttp://dx.doi.org/10.1109/TIE.2004.841136spa


Ficheros en el ítem

FicherosTamañoFormatoVer

No hay ficheros asociados a este ítem.

Este ítem aparece en la(s) siguiente(s) colección(ones)

Mostrar el registro sencillo del ítem