**Abstract**— This paper proposes a very simple analog control for Quasi-Square-Wave Zero Voltage Switching (QSW-ZVS) and Triangular Current Mode (TCM) bidirectional converters. The proposed circuit controls the inductance current thanks to the use of a variable-width hysteretic current mode control. The upper and lower bounds of the hysteretic band are clamped to ensure QSW-ZVS operation with a single current command and independently from power flow direction. This enables the control to achieve a seamless transition between source and sink modes. The advantages and disadvantages of the proposed analog control are analyzed and two different power converters are built to demonstrate the validity of this solution: a 50W, 48V to 24V bidirectional buck converter and a 100W, 24V to 48V bidirectional boost converter.

I. INTRODUCTION

The presence of active loads and energy storage devices in power electronics systems has become very popular in the last decades. Different types of applications, such as zero emissions buildings [1], [2], electric mobility [3]-[5] or dc distribution grids [6]-[9], include more renewable energy sources in their power distribution architecture [10]-[13]. These sources impose two important characteristics: they generate a dc current or voltage; and they need energy storage systems, which, additionally, could be used for managing the energy in a smartest way. In this sense, the trend is combining traditional passive loads (those that only demand energy) with active loads (those with the capability to generate power under certain conditions, injecting current to the distribution system or the primary energy source). Therefore, bidirectional converters are mandatory to control these active loads. Furthermore, these bidirectional power converters are responsible for regulating its output voltage to provide a stable bus for any connected load (passive or active). This kind of converters are usually known as source/sink converters [14], as they can source current to the active load or sink it back into the primary energy source. The former case is the traditional passive in power systems or when an active load demands energy; the latter can appear when a single active load is connected to the output of the converter or even if several active and passive loads are connected and the passive loads demand less power than the power injected by the active loads.

Dc-dc power converters are typically designed for achieving high efficiency at full load. However, in the previously stated applications, converter efficiency at medium and low power is actually more important. This requirement is based on the fact that energy storage systems need to be charged and discharged properly to keep their lifespan. Moreover, some active loads and renewable energies can only generate a partial amount of power during certain periods of time. Hence, a bidirectional dc-dc source/sink converter with a high efficiency at medium and light load is required in these applications.

Taking into consideration this need, a possible approach can be the use of Quasi-Square-Wave Mode with Zero Voltage Switching (QSW-ZVS) [15], also known as Triangular Current Mode (TCM) [16]. In this operational mode, the inductance value is low and a high current ripple is managed by this power inductor. Thanks to this ripple, the minimum current through the inductance can be negative, allowing to discharge the output capacitor of the transistors during the dead-time. Therefore, ZVS can be achieved and the switching losses are drastically reduced [15]-[18]. This operational mode is very attractive when the design requires high efficiency at light loads. However, the control has to guarantee the operation in this particular mode, even when an active load is connected to the converter. In order to do so, the switching frequency has to increase when power decreases and vice versa, both to keep regulated the output voltage and to maintain ZVS (i.e. the large current ripple and the necessary amount of negative current).

This paper proposes a very simple analog control for QSW-ZVS and TCM bidirectional source/sink converters. The solution is based on a variable-width hysteretic current mode control (HCMC), in which only one command signal coming from a feedback loop is used. The proposed control can be easily adopted for different topologies and it allows us to achieve a smooth transition between source and sink mode.

This work is organized as follows. In Section II a summarized review of previously published control methods for QSW-ZVS is first introduced. After this, the proposed HCMC controller is presented. In Section III two different design examples are shown: for a synchronous buck converter and for a bidirectional boost converter. Based on this implementation, two different prototypes are built and tested in the laboratory. The main experimental results are summarized in Section IV. Finally, Section V outlines the conclusions of this work.
II. PROPOSED ANALOG CONTROL

A. Previously reported controls

QSW-ZVS and TCM modes impose the use of variable frequency control. Different approaches have been previously published to implement a controller which regulates the output voltage and can keep the ZVS condition. Most of the proposed solutions are based on digital control [19]-[22], due to the complexity of managing the exact amount of negative current needed and to match the exact length of dead-time in order to discharge the output parasitic capacitor. In [20] a solution which mixes a digital peak current control and some calculations to establish the dead-time is proposed. In [21] the control calculates the on-time, off-time and dead-time every single switching period by measuring the input and output voltage and the current through the inductance. Furthermore, in [22] a digital valley current control is also proposed. All these solutions have two common disadvantages: they are, in general, complex and they require several measurements (voltages and current). Trying to avoid the first disadvantage, in [19] a very simple control based on events is proposed in which no calculation is made. However, even with this simplest approach, current and voltages still need to be measured. Moreover, the bidirectional implementation of this control needs twice as many voltage and current sensors. Another important disadvantage of all the previously presented control techniques is that the bidirectional power flow requires a transition between modes. In some cases, this change is only the measured current or the compared value (i.e. peak or valley current through the inductor). In other cases, it requires a complete different control scheme (replacing the measured output voltage by the input voltage, changing the feedback loop, etc.).

As it is well known, digital control has several advantages, such as adaptability and flexibility; however, the cost is the main disadvantage of these platforms. In the previously stated applications, the cost is a very restrictive constraint of design. This requirement is especially critical in d-c nano and pico-grids, in which the power converters should be as simpler as possible, compact and inexpensive. Therefore, a simpler analog controller can be more adequate than a digital control for these applications. This paper aims to propose a very simple analog control, very inexpensive, with fewer components, able to perform QSW-ZVS mode in source/sink power converters and with a seamless change between modes.

B. Variable-width hysteretic current mode control

Some analog controllers available in the market are limited to control the peak or valley values of the inductance current but not both of them simultaneously [23]. Other possible controllers that allow to somehow control the peak and valley values are the Ramp Pulse Modulation (RPM) controllers [24]-[29]. These controllers were originally proposed to enhance the dynamic response of point of load converters by adding an internal ramp. This ramp was compared with the difference of the output voltage error and the current through the inductor. These controllers keep the converter working with almost the same switching frequency between half and full load operation.

When the converter works at light load, the RPM controller forces the converter to enter asynchronous Discontinuous Conduction Mode (DCM) and the switching frequency decreases. Due to this, bidirectional power flow is not allowed in RPM controllers. Therefore, another approach must be found.

Correct operation of QSW-ZVS mode requires keeping the inductor current within an upper and a lower bound as well as bidirectional power flow. As the current measurement was already required for the traditional QSW-ZVS voltage mode control, as it was depicted in Fig. 1, it seems appropriate to use a hysteretic current mode control [30]. Take as an example the generic theoretical waveform shown in Fig. 2, where the inductor current and the magnetizing and demagnetizing intervals are shown. The majority of peak current or valley current analog controllers only regulates $i_{ctr}$ or $i_{ZVS}$, keeping a constant magnetizing time (i.e. on-time, $t_{on}$) or a constant demagnetizing time (i.e. off-time, $t_{off}$) with a variable switching frequency.

Traditional HCMC analog controllers have a fixed-width hysteretic band, which does not ensure that these boundaries can be changed for a bidirectional power flow. Therefore, for proper QSW-ZVS operation, the hysteretic bandwidth has to be adjusted to keep the current between $i_{ctr}$ and $-i_{ZVS}$ for forward power flow (i.e. source mode, Fig. 2(a)) and between $i_{ZVS}$ and a negative $i_{ctr}$ for reversed power flow (i.e. sink mode, Fig. 2(b)). It should be noted that $i_{ctr}$ is positive when the converter works in source mode and negative when it sinks current. In the same way, the current value $i_{ZVS}$ only has two possible values: $-i_{ZVS}$ in source mode and $i_{ZVS}$ in sink mode.

Variable-width HCMC has been previously implemented digitally for QSW-ZVS and TCM modes by adding and subtracting half the band-width to the control value to generate the upper and lower bounds [30], [31]. This solution cannot be easily implemented with analog circuitry so a different approach is taken.

For forward power flow (i.e. when the converter works in source mode, see Fig. 2(a)), $-i_{ZVS}$ could be used as the lower and fixed bound, while $i_{ctr}$ acts as the upper and controllable bound which allows a variable width of the hysteretic band. If $i_{ctr}$ is directly provided by a feedback loop, there is no need to implement analog adders, greatly simplifying the circuit. However, when the power flow has to be reversed, $i_{ctr}$ becomes negative and $i_{ZVS}$ has to be used as the upper and fixed bound while $i_{ctr}$ is used as the new lower and controllable bound.
bound (i.e. the converter has to work in sink mode, see Fig. 2(b)).

In order to allow this change of the bounds, the circuit shown in Fig. 3 is proposed. This analog variable-width HCMC controller is implemented by using two simple comparators and a latch. The only input needed is the command \( v_{\text{ictrl}} \), which can be determined by a feedback loop. The upper and lower values are set by clamping this \( v_{\text{ictrl}} \) voltage to \( V_{\text{ZVS}} \) and \( -V_{\text{ZVS}} \) respectively, as it was stated before. The current through the inductor is compared with the lower and upper bounds and the latch generates two complementary signals, which can be used for driving the main transistors in the power stage. Additionally, a driver stage should be included to add the dead-times between these signals and to properly drive the power transistors. This basic structure has been presented in [32]; however, it was only used in a buck converter and a detailed analysis was not done.

In order to further clarify the proposed controller, a basic example of implementation is depicted in Fig. 4. Regarding the proposed controller, it should be noted the following remarks:

- The current through the inductor is sensed and a proportional voltage is obtained, \( v_{\text{IL}} \).
- The control loop establishes \( v_{\text{ictrl}} \), which is proportional to the desired peak or valley value of \( i_{\text{L}} \), depending on whether the converter operates in source or sink mode.
- \( V_{\text{ZVS}} \) and \(-V_{\text{ZVS}}\) fix the resonant current required for the operation in QSW-ZVS or TCM mode, scaled to match the current sensor gain.
- \( v_{\text{upper}} \) and \( v_{\text{lower}} \) determine the upper and lower bounds of the hysteretic band and depend on \( v_{\text{ictrl}} \), \( V_{\text{ZVS}} \), \(-V_{\text{ZVS}}\) and the power flow direction.

The latch generates the driving signals, \( v_{\text{mag}} \) and \( v_{\text{dmag}} \) based on two events: Set and Reset. At the beginning of each switching cycle, the latch is set by the comparator, changing the value of \( v_{\text{mag}} \) from a logic ‘0’ to a logic ‘1’. This signal should be applied to the main transistor, in order to magnetize the inductor. When the measured \( v_{\text{IL}} \) reaches the upper bound \( (v_{\text{upper}}) \), the latch is reset and its outputs change. This upper bound is defined as the maximum value between \( v_{\text{ictrl}} \) and \( V_{\text{ZVS}} \). Then, \( v_{\text{mag}} \) is reset to ‘0’ and the demagnetizing interval starts. The complementary output signal \( v_{\text{dmag}} \) can be used to be applied to a synchronous rectifier in a half-bridge configuration. After this interval, when \( v_{\text{IL}} \) reaches the lower bound \( (v_{\text{lower}}) \), the latch is set again and a new switching period begins. This lower bound is defined as the minimum value between \( v_{\text{ictrl}} \) and \(-V_{\text{ZVS}}\).

During the start-up of the converter, \( v_{\text{IL}} \) is zero and cannot trigger any Set nor Reset events. In order to ensure the first

\[ \vdots \]

**Fig. 2.** Inductor current and control signals in QSW-ZVS mode for a generic topology. (a) Source mode. (b) Sink mode.

**Fig. 3.** Proposed circuit for implementing the variable-width HCMC controller.

**Fig. 4.** Proposed variable-width HCMC control with the most representative waveforms.
switching cycle actually starts and the inductor is magnetized, the Q output of the latch should have a default value of ‘1’. As it was stated before, \( V_{\text{ctrl}} \) is determined by a control loop. In the example shown in Fig. 4, a simple type II voltage compensator is used to illustrate this. However, other type of control loop can be used instead to set the peak and valley current through the inductor.

A driving stage is mandatory to connect \( V_{\text{mag}} \) and \( V_{\text{damag}} \) to the power stage. This driving circuitry not only provides the necessary amount of current to properly charge and discharge the gate of the MOSFET transistors, but it also includes the dead-times between both signals. The length of these dead-times can be either fixed [33] or adaptive [34], the latter being more efficient but significantly more complex and costly to implement.

Using the proposed circuit, there are three possible scenarios. When \( V_{\text{ctrl}} \) is greater than \( V_{ZVS} \), the average inductor current is positive, power flows from input to output and the converter operates in source mode (see again Fig. 2(a)). If \( V_{\text{ctrl}} \) becomes smaller than \( V_{ZVS} \), the average inductor current is then negative, the power flow is reversed and the converter sinks current (see Fig. 2(b)). If \( V_{\text{ctrl}} \) takes a value between \( V_{ZVS} \) and \( -V_{ZVS} \), the command provided by the control loop is ignored due to the clamping. In this situation, no net power is transferred to any direction and the converter operates at its maximum switching frequency (i.e. minimum switching period), which depends on \( V_{ZVS}, -V_{ZVS} \) and the inductance value following equation (1)

\[
T_{\text{min}} = t_{\text{on}} + t_{\text{off}} + 2 \cdot t_{\text{d}} = 2 \cdot L \cdot \frac{V_{\text{in}}}{\omega_0} \cdot \left( \frac{1}{v_{\text{on}}} - \frac{1}{v_{\text{off}}} \right),
\]

where \( L_{ZVS} \) is the corresponding current value for \( V_{ZVS} \), \( v_{\text{on}} \) is the magnetizing voltage applied to the inductance during \( t_{\text{on}} \), \( v_{\text{off}} \) is the demagnetizing voltage applied to the inductance during \( t_{\text{off}} \) and \( t_{\text{d}} \) is the dead-time.

**C. Theoretical values for switching frequency variation, \( I_{ZVS} \) and dead-time**

Some theoretical expressions can be extracted from the steady-state analysis for both buck and boost converters operating in TC and QSW-ZVS. The detailed steady-state equations can be found in [15]-[18] as well as in [35]-[37]. Only the most significant expressions are summarized here, in order to help the designer to adjust the proposed control stage and the power stage. In this analysis, only buck and boost converters expressions for QSW-ZVS and TC are derived; the first equation of the couple is for the buck converter, whilst the second is related to the boost topology.

The first interesting parameter is the variation of the switching frequency. The switching period can be derived directly from the steady-state analysis in terms of power (\( P \)), the inductance value (\( L \)) and the valley current through the inductor (\( i_{ZVS} \)). Hence the following equations can be derived:

\[
T_{\text{buck}} = \frac{2|p|}{V_{\text{in}}} - 2|i_{ZVS-\text{buck}}| \cdot L \cdot \frac{V_{\text{in}}}{V_{\text{in}} - V_{\text{in}}},
\]

\[
T_{\text{boost}} = \frac{2|p|}{V_{\text{in}}} - 2|i_{ZVS-\text{boost}}| \cdot L \cdot \frac{V_{\text{in}}}{V_{\text{in}} - V_{\text{in}}},
\]

As can be seen in (2) and (3), the higher the power, the higher the switching period (i.e. the lower the switching frequency). This implies that the minimum switching frequency is reached at full power.

The second important parameter to set in the control is the value \( I_{ZVS} \) which corresponds to the needed current to achieve ZVS. This parameter can be found by applying the ZVS conditions. These are the following ones:

There is always a valid value of \( I_{ZVS} \) (even \( I_{ZVS}=0 \)) if:

- **Buck:** \( V_{\text{in}} \leq 2V_o \),

\[
(4)
\]

- **Boost:** \( V_{\text{in}} \leq V_o \).

\[
(5)
\]

These are the sufficient ZVS conditions for buck (4) and boost (5) converters when they are working in QSW-ZVS mode (\( I_{ZVS}=0 \)).

If (4) and (5) are not satisfied (i.e. only TCM operation is possible), then:

- **Source mode:** \( I_{ZVS-\text{buck}} \leq -I_{ZVS-\text{buck}} \).

\[
(6)
\]

- **Sink mode:** \( I_{ZVS-\text{buck}} \geq I_{ZVS-\text{buck}} \).

\[
(7)
\]

where the constant values \( I_{ZVS-\text{buck}} \) and \( I_{ZVS-\text{boost}} \) can be calculated as:

\[
I_{ZVS-\text{buck}} = C_{\text{sw}} \cdot \omega_0 \cdot \sqrt{V_{\text{in}}^2 - 2V_o \cdot V_{\text{in}}},
\]

\[
I_{ZVS-\text{boost}} = C_{\text{sw}} \cdot \omega_0 \cdot \sqrt{2V_o \cdot V_{\text{in}} - V_o^2}.
\]

where \( C_{\text{sw}} \) is the equivalent output capacitance of the switching node (i.e. both output capacitances from the MOSFET power transistors in parallel) [34] and:

\[
\omega_0 = \frac{1}{\sqrt{L_{\text{sw}}}.
\]

(10)

Therefore, once the MOSFET is chosen, it is possible to calculate the value of \( I_{ZVS} \) using (8) or (9). After determining \( I_{ZVS} \), by applying (1) it is possible to know the maximum attainable switching frequency when the converter processes zero power.

Finally, the dead-time needed for achieving ZVS depends on the resonant voltage across the switching node and the resonant current between the magnetizing and demagnetizing sub-intervals. Both voltage and current can be calculated by solving the resonant equivalent circuit, yielding [15]-[18] and [35]-[37]:

\[
v_{\text{Csw}}(t) = V_o \cdot \cos(\omega_0 t) + \frac{I_{ZVS-\text{buck}}}{C_{\text{sw}} \cdot \omega_0} \cdot \sin(\omega_0 t) + V_{\text{in}},
\]

\[
v_{\text{Csw-boost}}(t) = (V_o - V_{\text{in}}) \cdot \cos(\omega_0 t) + \frac{I_{ZVS-\text{boost}}}{C_{\text{sw}} \cdot \omega_0} \cdot \sin(\omega_0 t) + V_{\text{in}},
\]

\[
i_L(\text{buck}) = \frac{I_{ZVS-\text{buck}}}{C_{\text{sw}} \cdot \omega_0} \cdot \sin(\omega_0 t) + V_{\text{in}},
\]

\[
i_L(\text{boost}) = \frac{I_{ZVS-\text{boost}}}{C_{\text{sw}} \cdot \omega_0} \cdot \sin(\omega_0 t) + V_{\text{in}}.
\]

By applying the ZVS conditions to (9) and (10), it is possible to obtain the dead-time, as
\[ t_{d\text{-buck}} = \frac{1}{\omega_o} \sin^{-1} \left( \frac{(V_o - V_{in})}{V_{in}^2 \omega_o^2 + (Z_{\text{ZVS\text{-buck}}})^2} \right) \]

\[ t_{d\text{-boost}} = \frac{1}{\omega_o} \sin^{-1} \left( \frac{V_{in}}{(V_o - V_{in})^2 \omega_o^2 + (Z_{\text{ZVS\text{-boost}}})^2} \right) \]

\[ \tan^{-1}\left( \frac{C_{\text{SW}} \omega_o}{Z_{\text{ZVS\text{-buck}}}} \cdot V_o \right) \]

It should be noted that all the expressions from (9) to (16) are valid for TCM. The equivalent expressions for QSW-ZVS mode are obtained by simply cancelling \( i_{\text{ZVS\text{-buck}}} \) or \( i_{\text{ZVS\text{-boost}}} \) parameter in all the previous equations.

If a fixed dead-time is selected and the input voltage is ranging within certain values, then it is possible to calculate the voltage across the switching node by using (11) and (12). With this voltage, the increase in the switching losses can also be estimated and a tradeoff between the optimum value given by (15) and (16) and the fixed dead-time can be made.

According to this analysis, the proposed controller design only requires three steps. The first one is to calculate the clamping voltages, \( V_{ZVS} \). To do so, soft switching conditions should be met. Therefore, using (6) to (9) the amount of current needed for achieving soft switching (\( i_{ZVS} \)) can be obtained. Once \( i_{ZVS} \) is known, the dead-time needed for full-ZVS can be calculated using (15) and (16) in the second step. With these values, the overall losses can be estimated using (11) to (14). Finally, in the third step, the compensator of the output-voltage feedback loop can be determined. However, it is important to note that the compensator design is independent of the controller stage; therefore, this compensator can be calculated following the general criteria.

### III. Experimental Results

#### A. Buck and boost prototypes

In order to validate the proposed control circuitry, two different prototypes were built in the laboratory. First, a simple synchronous buck converter is used to illustrate the seamless mode transition. Second, a synchronous boost converter is also built to demonstrate the flexibility of the controller. The main characteristics of both power converters and their components are summarized in Table I.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Buck prototype</th>
<th>Boost prototype</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{in} ) [V]</td>
<td>48</td>
<td>24</td>
</tr>
<tr>
<td>( V_{out} ) [V]</td>
<td>24</td>
<td>48</td>
</tr>
<tr>
<td>( f ) [kHz]</td>
<td>40</td>
<td>40</td>
</tr>
<tr>
<td>( P ) [W]</td>
<td>±50</td>
<td>±100</td>
</tr>
<tr>
<td>Inductance [( \mu )H]</td>
<td>69.6, RM8, N97</td>
<td>33, SER29181H-</td>
</tr>
<tr>
<td></td>
<td>EPCOS</td>
<td>333KL-</td>
</tr>
<tr>
<td>Output capacitance [( \mu )F]</td>
<td>Litz wire 0.3mm, 97</td>
<td>Coilcraft</td>
</tr>
<tr>
<td>Transistors</td>
<td>TPH7R006PL, Toshiba</td>
<td>60V, 60A, 8.99m( \Omega ), 302pF</td>
</tr>
<tr>
<td>Switch driver</td>
<td>ISL6700, Intersil</td>
<td>CQ3-2200, Hall-effect, AKM Semiconductors</td>
</tr>
<tr>
<td>Current sensor</td>
<td>CQ-3200. Hall-effect, AKM Semiconductors</td>
<td></td>
</tr>
</tbody>
</table>

Both converters use exactly the same power MOSFETs because of their relative low price and size, their low on-resistance and an equivalent output capacitor of just 302pF. The converters were designed slightly different: the buck converter is designed to provide a maximum power of ±50W switching at 40kHz, whilst the boost converter is developed for providing ±100W with the same switching frequency at full load. In order to do so, the inductance value is different for each topology: 69.6\( \mu \)H for buck and 33\( \mu \)H for boost converter. Moreover, the power inductor of buck converter is custom designed based on a RM8 bobbin, whilst the one used in the boost converter is a commercial one from Coilcraft. Taking into account the inductance value and the output capacitor of the power MOSFETs, the necessary amount of negative current \( i_{ZVS} \) is 150mA and 300mA respectively for both converters. These values are calculated using (6) and (7). In both cases, the control circuitry is a simple type II regulator to provide the control command \( V_{\text{LCLT}} \) and to get a stable output voltage. It is designed following the general tips in [38]-[41] with a relatively small bandwidth and phase margin to clearly show its effect in the measurements. The driver is a basic ISL6700 half-bridge driver, with fixed dead-times.

In this kind of controls, it is critical to have an accurate, noise-free current measurement in order to ensure a tight control of the output voltage and the correct operation in QSW-ZVS of the converter. The implementation of the current sensor becomes a key design aspect, which will mostly impact the cost and the size of the control system. For this work, a CQ3200 Hall effect current sensor [42] is chosen due to three main reasons. First, it is simple to use and requires no additional circuitry, reducing the parts count and volume of the converter. The chosen model also provides a measurement offset, which simplifies the sensing of bidirectional current and removes the need for symmetrical supply voltages across the whole control circuit. Finally, this sensor has a bandwidth of 1MHz, which is enough to reproduce the triangular inductor current \( i_L \). However, it is important to note that the limited bandwidth of the current sensor will slightly clip the peak and valley measurements. This clipping is more significant for larger values of \( i_L \) and should be accounted for when setting the clamping voltages for \( i_{ZVS} \) and \(-i_{ZVS} \). The maximum error measured due to this clipping is around 5% and it keeps almost
constant with the power managed by the converter. In both prototypes, potentiometers are used to compensate the clipping and to ensure that the converter is always able to reach the peak or valley current to operate in QSW-ZVS regardless of the sensor effect. If the whole control circuit proposed in this paper was to be implemented in a single integrated circuit, it would be desirable to use an embedded current sensor with a very high bandwidth or to implement some mechanism which dynamically adapts the clamping values based on the processed power levels.

A detailed schematic circuit is shown in Fig. 5 for the buck converter prototype. A rail-to-rail operational amplifier (LT6220) is used for implementing the type II compensator as a voltage loop. The output of this operational amplifier is clamped as mentioned before, using two simple potentiometers (P1 and P2). These voltages stabilize the upper and lower bounds for the current. The inductor current is measured by using the said CQ3200 Hall effect current sensor. The signal provided by this current sensor is then compared with the upper and lower bounds by means of two rail-to-rail fast comparators (LMV7219). After the comparators, the latch is implemented using two NAND gates (model SN74LVC1G00). The Q signal is, for this buck converter, the magnetizing control signal, and the complementary one is the demagnetizing control signal. The dead-times are constant and they are set by a simple RC network; both Rsd and Csd values are calculated for the needed dead-time to achieve ZVS given by (15) and (16); a pull-down resistor (Rpd) is also added for avoiding noise. A generic half-bridge driver (ISL6700) is employed for properly driving both MOSFET transistors. It should be noted that the magnetizing control signal is connected to the gate of S1 transistor (i.e. the main transistor in source mode, HO output) and the complementary one is connected to S2 (i.e. to the synchronous rectifier in source mode, LO output). Finally, and auxiliary power supply is employed to obtain the driving voltage (10V) and the voltage needed for the control stage (5V).

In the case of the boost converter prototype, the detailed schematic is almost equal to that employed in the buck converter. There are two small differences which can be seen in Fig. 6. The first one is that the magnetizing and demagnetizing control signals are crossed when compared to the buck converter. Therefore, for the boost converter the Q output of the latch should be connected to the LI input of the driver, because the main transistor in source mode (S1) is now referred to ground in this converter. Complementary, the demagnetizing control signal is connected to HI input of the driver, because the synchronous rectifier in source mode (S2) is floating. The second difference is obvious: the type II compensator is different when compared to the previous buck converter. These two differences only depend on the power stage topology used and they only affect to the connection of the driver. The proposed control stage remains the same for both cases.

The prototypes can be seen in Fig. 7, with the sub-stages highlighted and labelled; more precisely, the synchronous buck converter is shown in Fig. 7(a) and the synchronous boost converter is depicted in Fig. 7(b).

For the results shown in Fig. 8, the buck converter operates in steady state while processing 50W in source mode. The scope snapshots show the gate-to-source and drain-to-source voltages of the main power MOSFET. In Fig. 8(a) it can be seen how iL closely matches the expected waveform when operating at full load. With an output current of 2.08A, the maximum value of iL is slightly above 4A and its minimum is about 200mA. Due to the manual adjustment required with this implementation, the exact desired value of −iZVS is not reached and the switching frequency is close to but slightly lower than the expected 40kHz. However, this does not significantly affect the correct operation in QSW-ZVS and the measured efficiency in this operating point is 97.5%.

Fig. 8(b) shows a close-up of the relevant waveforms during the main MOSFET turn-on. It can be clearly seen how, during the dead-time, iL is negative, discharging the output capacitance of the MOSFET before its gate signal rises. Due to

![Diagram](image_url)
the fixed length of the dead-times and how difficult it is to precisely adjust the value of $-V_{ZVS}$ with the potentiometer, full ZVS is not achieved and the MOSFET is turned on with its output capacitor still charged to a little voltage under 5V. Although the converter operates in a partial soft switching condition, the increase in losses can be neglected. In order to ensure the converter operates exactly in QSW-ZVS mode, a slightly larger dead-time or an additional circuit to ensure that soft switching is always achieved should be used.

The same conclusions can be extracted for the operational waveforms of the boost converter. In this, two different captures of the main waveforms are shown in Fig. 9. Once again, the gate-to-source and drain-to-source voltages correspond to the main MOSFET. In this case, these waveforms are measured at two different power levels, in order to show how the control guarantees the QSW-ZVS operation in the whole power range. Specifically, in Fig. 9(a) the boost converter works at 10W whilst in Fig. 9(b) it provides 100W to the passive load.

As mentioned before for the buck converter, the control keeps the converter working in QSW-ZVS, as can be seen in the close-up depicted in Fig. 10. Even with the variation of the output power level, the control fixes the valley current through the inductor, achieving full ZVS during the main MOSFET turn-on, as can be seen in Fig. 10(a) at 10W and in Fig. 10(b) for 100W. The converters used for testing this control have not been optimized in terms of overall losses. However, the obtained efficiency is high enough due to the operation in QSW-ZVS.

Fig. 11 shows the efficiency against the output power for both converters. For simplicity, only the source mode efficiency is depicted. As can be seen in Fig. 11(a), the measured efficiency of the buck converter peaks a maximum value of 96.48% at 25W approximately. Even though this converter was originally designed for providing a maximum of 50W in source mode, some additional efficiency points were measured at 85W. On the other hand, the efficiency curve of the boost converter is slightly different in comparison with the previous...
This is mainly due to the different design considerations made and the use of different inductance values, materials and components. In particular, this measured efficiency, depicted in Fig. 11(b), reaches a maximum of 97.75% at 28W. Then, it slowly drops to 95% at full load. It should be noted that both efficiencies are measured taking into consideration the control and driving power consumption.

Another important issue in QSW-ZVS mode is the switching frequency variation as a function of the processed power. This variation has been measured for both converters and it is shown in Fig. 12 in source mode for simplicity. For buck converter, (see Fig. 12(a)), the switching frequency ranges from 25kHz at 85W up to 120kHz at 10W. At 50W, the switching frequency is 36kHz, which is slightly below the designed theoretical value of 40kHz. This is mainly due to the non-ideal behavior of the current sensor and the limited band-with of this component previously mentioned. The variation of the switching frequency for the boost converter is depicted in Fig. 12(b). In this case, the switching frequency ranges from 45kHz at full load up to 432kHz at 5W. Once again, the measured switching frequency at full load is slightly lower than the theoretical one, due to the previously stated effects on the current measurement. However, in both cases, the control allows to automatically change the switching frequency and to adapt it to preserve the QSW-ZVS operation.

Fig. 13 shows the dynamic behavior of the proposed control under different source and sink mode transitions. For simplicity, only the buck converter waveforms are shown to illustrate these transitions. The zero reference is the same for all four channels. It must be noted that channels 1 to 3 have an offset of 1.65V due to the current sensor, which is indicated in Fig. 13. It should be noted that, for these figures, the value of $I_{ZVS}$ and $-I_{ZVS}$ in these tests is slightly higher than required to clearly show the hysteresis band during zero power operation.

Fig. 13(a) shows a load step from -50W to 50W. The three different operation modes the converter goes through are highlighted. First, the converter operates in sink mode and the average inductor current is negative. Its upper bound is $V_{ZVS}$ and its lower bound is $v_{ctr}$, shorted by the load step. $v_{ctr}$ increases, reducing the width of the hysteresis band and the inductor current valley. For a few switching cycles when $v_{ctr}$ approaches zero, the hysteresis band is defined by $V_{ZVS}$ and $-V_{ZVS}$. During this time, the switching frequency is maximum and there is no net power transfer in any direction. As $v_{ctr}$ continues increasing, it goes over $V_{ZVS}$ and keeps enlarging the width of the hysteresis band, increasing the inductor current peak to enter source mode and provide the required current to the loads. A small overshoot can be seen in $v_{upper}$ as the implemented control loop provides a relatively small phase margin, close to 55°. Although the control loop is relatively
slow to clearly show the transition, it can be seen how $V_o$ does not change significantly.

Fig. 13(b) shows a load step from 50W to 0W, as the passive load is disconnected. The converter goes through three operation modes again. First, the converter operates in source mode with positive average inductor current. Shortly after the load step, $\nu_{ictr}$ decreases, and for a few switching cycles there is no net power transfer in any direction. However, the control loop has to correct the output voltage offset caused by the load step and the converter operates in sink mode transferring a very low current from its output capacitor to the power source.

To further validate the proposed controller behavior against load steps, a rising and a falling load step from no load to full load and vice versa are depicted in Fig. 14. In this capture, the output voltage has been measured in AC to observe the dynamic response. As can be seen, the maximum overvoltage is below 200mV (less than 0.8%) and the settling time is around 300ms. Some measurements about the control-to-output transfer function are shown in Fig. 15(a) for buck converter and in Fig. 15(b) for boost converter. These transfer functions have been measured using a frequency response analyzer FRA6340 at different power levels. As can be seen, in both converters the transfer function is similar to a first order system, with a relatively low frequency pole, as it was expected due to the compensator design developed in this work. It should be noted
that the theoretical analysis in regards the dynamic behavior for TCM and QSW-ZVS modes is out of the scope of this paper.

Finally, Fig. 16 shows the steady state operation of the converter with an open circuit at its output, processing 0W. Although the output voltage is correctly regulated and the inductor current is well within bounds, it can be seen how this implementation, as most current based controls, is noise sensitive. While the current measurement is rather clean, both \(v_{lower}\) and \(v_{upper}\) pick up switching frequency noise. The main consequence of this effect is the increasing in the current ripple through the inductor when the converter works with no load. This may lead into a higher power consumption during the standby periods that should be taken into account if some regulation may apply. Integration of the control on a single IC could mitigate this issue.

B. Comparison with other control techniques

In order to highlight the advantages and disadvantages of the proposed control circuit, a basic comparison has been conducted in this section. Only the previously published works are used in this section and those techniques which deal with QSW-ZVS or TCM controllers. The main parameters of this comparison are summarized in Table II. For the digital controllers, a brief description of the computational cost has been included. In these type of controllers, the component count is not specified, due to the complexity to obtain the number of logic gates or Look-Up Tables (LUT) from the manuscripts.

As can be seen in Table II, the digital controllers are preferred for interleaving solutions and adaptive scenarios. In those
applications, the digital controllers have a clear advantage, due to their flexibility. However, they usually need at least two voltage sensors and an additional current sensor per cell. Moreover, the computational cost is relatively high, because a DSP or a FPGA is employed in all cases. When looking at the analog solutions analyzed in Table II, it can be seen that only one uses a reduced number of discrete elements (similar component count to the proposed controller here). The other ones are much more complex regarding the number of elements needed. Besides, only one analog controller is able to perform a bidirectional power flow; nevertheless, in this case the transition between modes (i.e. power flow direction) is not automatically implemented and it needs an external signal to do so. Therefore, the analog controller presented in this work presents a reduced component count with the bidirectional capability including a seamless transition between modes. On the other hand, the solution presented here is only proposed for single-stage power converters and current sharing and interleaving techniques must be studied in the future.

IV. CONCLUSIONS

In this paper, an analog variable-width HCMC controller has been proposed for QSW-ZVS source/sink converters. The proposed controller has several advantages. First of all, it is a very simple approach, low price solution and low component count for implementing a QSW-ZVS mode: only a latch, two comparators and two clamping diodes are needed; besides, only a control command is necessary to set the peak or valley current. Second, the controller can be applied to every single PWM-based topology for implementing QSW-ZVS mode; the control can automatically vary the switching frequency, independently on the topology or the design, as the experimental results have demonstrated with a buck and a boost converter. Third, the controller can be implemented with different compensators for regulating current or voltage, depending on the final application. And fourth, the proposed controller achieves a smooth transition among the three modes (source, sink and no load) with any additional circuitry.

Conversely, the proposed analog controller also has several disadvantages. First, the quality of the current sensor chosen for this application plays a critical role in the implementation of the control circuit. The controller imposes the use of a high-bandwidth, highly linear current sensor, which can significantly simplify the need for additional circuitry which compensates the distortion of the measured inductor current, but it increases the cost of this solution. In this sense, the use of a simply sensing resistor could be more adequate to avoid these problems. However, this solution requires an additional voltage conditioner and it should be tested in future works. Second, the absence of a clock signal may lead into several problems if any sort of synchronization would be needed. This was the case of multi-phase power converters (or modular converters), in which an interleaved approach is needed for the control signals. In such a case, the proposed controller cannot be easily synchronized. In this sense, this synchronization problem should be addressed in future works with the proposed controller stage.

<table>
<thead>
<tr>
<th>Reference</th>
<th>Type</th>
<th>Control method</th>
<th>Computational cost</th>
<th>Component count</th>
<th>Voltage sensors</th>
<th>Current sensors</th>
<th>Interleaving</th>
<th>Bidirectional</th>
</tr>
</thead>
<tbody>
<tr>
<td>[16]</td>
<td>Digital</td>
<td>LUT based on power level + ZCD</td>
<td>DSP + FPGA + PI</td>
<td>N.A.</td>
<td>2</td>
<td>1 per cell</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>[19]</td>
<td>Digital</td>
<td>ZCD + ZVD events based on comparators</td>
<td>FPGA + PID</td>
<td>N.A.</td>
<td>2</td>
<td>1</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>[20]</td>
<td>Digital</td>
<td>Average current control</td>
<td>DSP + PI</td>
<td>N.A.</td>
<td>1</td>
<td>1 per cell</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>[21]</td>
<td>Digital</td>
<td>Current and frequency calculation</td>
<td>DSP + PID</td>
<td>N.A.</td>
<td>2</td>
<td>1</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>[22]</td>
<td>Digital</td>
<td>Switching surface controller</td>
<td>FPGA + PID</td>
<td>N.A.</td>
<td>1</td>
<td>0</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>[23]</td>
<td>Analog</td>
<td>Hysteresic single band with off-time limiter</td>
<td>Compensator + Hysteresis comparator + limiter + OR</td>
<td>5</td>
<td>1</td>
<td>1</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>[25]</td>
<td>Mixed</td>
<td>Hysteresic current band + digital controller forinterleaving</td>
<td>Microcontroller + PLL + DAC + discrete logic elements</td>
<td>27</td>
<td>2</td>
<td>1</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>[26]</td>
<td>Analog</td>
<td>Hysteresic current band</td>
<td>Comparator + phase detector + charge pump + delay generator</td>
<td>24</td>
<td>1</td>
<td>0</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>Proposed</td>
<td>Analog</td>
<td>Variable Hysteresic Current</td>
<td>Compensator + comparator + latch + driver</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>No</td>
<td>Yes</td>
</tr>
</tbody>
</table>
REFERENCES


