Design and Control of a Modular 48/400V Power Converter for the Grid Integration of Energy Storage Systems

Miguel Crespo, Pablo García, Ramy Georgious, Geber Villa and Jorge García
Dept. of Electrical, Electronic, Computers and Systems Engineering
University of Oviedo
Gijón, 33204, Spain
miguelcrespo.uo@uniovi.es, garciafpablo@uniovi.es, georgiousramy@uniovi.es, villageber@uniovi.es, garciagorge@uniovi.es

Abstract—Battery energy storage systems are increasingly used to stabilize and balance energy supply systems. For stationary applications, as UPS, electrochemical battery modules are often used, being Li - Ion and lead acid the most popular choice mostly due to power ranges, energy capacity and reversible capability. The present paper is focused in the design of a modular converter to boost the voltage of a Li - Ion battery module from 48 to 400 Volts, with a maximum power of 18 kW. The selected power converter topology is based on a DC/DC converter built by an interleaving synchronous rectifier (ISR) connected in series to a Three Phase Dual Active Bridge (TPDAB). The paper includes an study on alternative topologies, the design and implementation of a hardware prototype and the validation of the complete system using simulation under PLECs.

I. INTRODUCTION

Typical energy storage systems (ESS) are based on supercapacitors, flywheel, electrochemical cells or fuel cells. In the field of stationary applications Li - Ion battery cells have increased its use due to high cell voltage, up to 5V, i.e. LiCoPO4, large gravimetric energy density and high efficiency with values up to the 97% [1]. Despite the Li - Ion cells having one of the highest cell voltages, the required number of series-connected cells together with the increased power requirements, creates the need of boosting the voltage to values which can vary between 400 V and 800 V. A typical solution to boost the voltage is to series connect the required number of cells to achieve the desired voltage. However, in order the manufactures to decrease the number of offered configurations, it is demanded to have a base module that can be easily interconnected for different applications. This connection among the different modules could be either passive or active (by means of power conversion stages). Fig. 1 a) shows the passive alternative, either by series or parallel connection.

This alternative could trigger different problems regarding the unbalance among the modules and often implies battery system with higher energy than required, thus increasing the costs. For that reason, in this paper an active modular connection shown in Fig. 1 b) is considered. More precisely, this research is focused on the modular dc/dc converter used as the basic block of the proposed active alternative.

Modular structures present an active capability for the energy transfer among battery modules. Additionally, they enable the optimization of the needed energy storage, add the possibility of incorporating additional modules to already existing systems and include the galvanic isolation in the power converter, thus avoiding the low frequency transformers. However, including the additional conversion stage requires new designs, able to deal with large transformation gains (around 1:10), important low-side current capability, symmetrical power transfer capability and high efficiency [2] [3].

For this paper, the modelling, design and control of a modular 48/400 V, 18 kW bidirectional DC/DC converter is proposed. The design is able to deal with a high-transformation ratio and high power density, [4], [5]. The designed power converter could be easily combined with others in order to increase the output voltage and/or current.

This paper is organized as follows. In Section II a review of different DC/DC topologies and the selected converter are presented. In Section III, the average model of the adopted topology is developed. Section IV presents the selection criteria for the different components. In Section V the design of the control is presented. Section VI includes the simulation results based on PLECs and Matlab. Section VII shows the prototype setup and Section VIII the conclusion for the presented work.

II. POWER CONVERTER SELECTION

The present application proposes a DC/DC converter that boosts the voltage of a Li - Ion module from 48 V to 400 V with a maximum power of 18 kW. The main design constraints are: 1) High transformation ratio, 2) High currents at the battery side: Up to 360 A (2 C) at nominal voltage, 3) The capability to transfer bidirectional power, 4) Modular design, 5) High converter efficiency.
The TPDAB stage is responsible for the control of the 400 V dc-link. The proposed topology consists in two 3-phase full bridges connected to a HF transformer. The maximum transfer power is determined by the equivalent series inductor.

III. System Modelling

The system modelling is based on the average representation for the circuit presented in Fig. 2. For easing the discussion, the models of the two stages are derived independently. The symbol is used for the representation of average variables.

A. ISR Model

The average model of the ISR stage is derived by considering the TPDAB stage as an external current source connected to the 115 V dc-link. The dynamics are analysed considering the value commanded to the current source to be dependant on the demanded power.

Based on the synchronous rectifier model, the average voltage across each inductor \( V_{LISR} \) is given by the battery voltage \( V_{BAT} \) minus \( V_{sw} \), the average voltage at the \( aISR \), \( bISR \) or \( cISR \) phases (1).

\[
\hat{V}_{LISR}(t) = \hat{V}_{BAT}(t) - \hat{V}_{sw}(t)
\]

Where the switching voltage dependent directly on the duty ratio, (2).

\[
\hat{V}_{sw}(t) = (1 - \hat{d}_{ISR}(t))V_{pDC}(t)
\]

Considering the voltage-current relationship at each of the inductors to be given by (3), the current at the battery can be expressed by (4) as the sum of the currents through each ISR leg.

\[
\frac{d\hat{I}_{L}(t)}{dt} = -\frac{R_{ISR}}{L_{ISR}}\hat{I}_{L}(t) + \frac{1}{L_{ISR}}(\hat{V}_{BAT}(t) - \hat{V}_{sw}(t))
\]

\[
\hat{I}_{BAT}(t) = \hat{I}_{ISR}^{a}(t) + \hat{I}_{ISR}^{b}(t) + \hat{I}_{ISR}^{c}(t)
\]

Assuming the inductances at each leg to be equal, and the duty ratio to be the same, it is concluded that the \( \hat{I}_{ISR} \) current in all the three legs is balanced and equal to one third of the battery current. From the battery current, the average output current of the first-stage can be determined by (5). Considering the dc current demanded by the TPDAB to be \( I_{pDC} \), the current flowing through the \( C_p \) capacitor is given by (5). From there,
The dynamic model for the output voltage, $V_{pDC}$, is given by (6). The average model for the ISR is shown in Fig. 3.

$$I_{CP}(t) = (1 - \tilde{d}_{isr}(t))I_{BAT}(t) - \tilde{I}_{pDC}(t)$$

$$\frac{d(V_{pDC}(t))}{dt} = \frac{1}{C_p}I_{CP}(t)$$

(6)

**B. TPDAB Model**

Considering that both DC voltages are fixed, the TPDAB can be simplified to a three phase RL impedance, $(L_{TPDAB}, R_{TPDAB})$, neglecting the magnetic losses.

These two voltage sources have a peak voltage value equal to the fundamental harmonic of the phase-to-phase voltage ($V_{ab}$). Then, the phase-neutral voltage ($V_{an}$), can be written as $V_{an} = V_{ab}/\sqrt{3}$. The expressions for the fundamental harmonic phase-neutral voltages at the primary and secondary are described in (7) and (8).

Where $w$ is the switching frequency in rad/s, $\phi_s$ and $\phi_p$ are the phases of each bridges. $V_1^p$ and $V_2^p$ voltages are given by (9), where $V_1'^p$ is the magnitude of the primary side voltage referred to the secondary.

$$V_a^p(t) = V_1'^p(t) \sin(wt + \tilde{\phi}_s(t))$$

$$V_b^p(t) = V_1'^p(t) \sin \left( wt + \phi_p(t) - \frac{2\pi}{3} \right)$$

$$V_c^p(t) = V_1'^p(t) \sin \left( wt + \phi_p(t) + \frac{2\pi}{3} \right)$$

(7)

The system equations can be transformed to the $dq$ reference frame given by (10), where $x$ can be $s$ or $p$ and $\tilde{\theta}_w$ is the reference angle. (11) is the voltage drop at the equivalent inductance. The current through this inductance can be calculated as (12), where the impedance $Z_{TPDAB}$ can be approximate by (13) neglecting the transformer leakage impedance. The currents at the DC sides can be calculated from the power.

$$V_{a}(t) = V_{2}(t) \sin(wt + \tilde{\phi}_s(t))$$

$$V_{b}(t) = V_{2}(t) \sin \left( wt + \phi_s(t) - \frac{2\pi}{3} \right)$$

$$V_{c}(t) = V_{2}(t) \sin \left( wt + \phi_s(t) + \frac{2\pi}{3} \right)$$

$$\tilde{V}_{a}(t) = \tilde{V}_{2}(t) \sin(wt + \tilde{\phi}_s(t))$$

$$\tilde{V}_{b}(t) = \tilde{V}_{2}(t) \sin \left( wt + \phi_s(t) - \frac{2\pi}{3} \right)$$

$$\tilde{V}_{c}(t) = \tilde{V}_{2}(t) \sin \left( wt + \phi_s(t) + \frac{2\pi}{3} \right)$$

(8)

$$\tilde{V}_{d}(t) = \frac{2}{3} \left( V_{a}(t) \cos(\tilde{\theta}_w(t)) + V_{b}(t) \cos \left( \tilde{\theta}_w(t) - \frac{2\pi}{3} \right) \right)$$

$$+ \tilde{V}_{e}(t) \cos \left( \tilde{\theta}_w(t) + \frac{2\pi}{3} \right)$$

$$\tilde{V}_{q}(t) = -\frac{2}{3} \left( \tilde{V}_{a}(t) \sin(\tilde{\theta}_w(t)) + \tilde{V}_{b}(t) \sin \left( \tilde{\theta}_w(t) - \frac{2\pi}{3} \right) \right)$$

$$+ \tilde{V}_{e}(t) \sin \left( \tilde{\theta}_w(t) + \frac{2\pi}{3} \right)$$

(9)

$$\tilde{V}_{d}(t) = \left( \frac{4n}{\pi \sqrt{3}} \cos \frac{\pi}{6} \right) \tilde{V}_{ab}(t)$$

$$\tilde{V}_{q}(t) = \left( \frac{4n}{\pi \sqrt{3}} \cos \frac{\pi}{6} \right) \tilde{V}_{ab}(t)$$

(10)
equivalence, assuming a loss-less model for both bridges, (14) and (15). Using (15), the load current at the primary side ($I_{pDC}$) can be calculated.

$$\hat{V}_{dq}(t) = \hat{V}_{p}(t) - \hat{V}_{s}(t)$$  \hspace{1cm} (11)

$$\hat{I}_{dq}(t) = \frac{\hat{V}_{dq}(t)}{Z_{TPDAB}}$$  \hspace{1cm} (12)

$$Z_{TPDAB} = R_{TPDAB} + \omega L_{TPDAB}j$$  \hspace{1cm} (13)

$$\hat{P}_{out} = \frac{3}{2} (\hat{V}_{d}(t)\hat{I}_{d}(t) + \hat{V}_{q}(t)\hat{I}_{q}(t)) = \hat{V}_{sDC}(t)\hat{I}_{sDC}(t)$$  \hspace{1cm} (14)

$$\hat{P}_{in} = \frac{3}{2} (\hat{V}_{p}(t)\hat{I}_{d}(t) + \hat{V}_{q}(t)\hat{I}_{q}(t)) = \hat{V}_{pDC}(t)\hat{I}_{pDC}(t)$$  \hspace{1cm} (15)

Using the output power, the current through $C_s$ is calculated as (16), and therefore the voltage at the output can be expressed as (17). The final average model is shown in Fig. 3.

$$\hat{I}_{C_s}(t) = \hat{I}_{sDC}(t) - \hat{I}_{load}(t)$$  \hspace{1cm} (16)

$$\frac{d(\hat{V}_{sDC}(t))}{dt} = \frac{1}{C_s}\hat{I}_{C_s}(t)$$  \hspace{1cm} (17)

IV. SYSTEM DESIGN

The main parameters for the system design are presented in Table II.

A. TPDAB design

1) Transformer design: The selected transformer has a ratio of 8/28, (primary-secondary). The design is optimized for 20 kHz and 18 kW. For the prototype, the transformer has been made by three independent cores for avoiding asymmetric flux distribution in the mid leg and bespoke designs. Fig. 4 shows one of the transformers arrangements.

2) Series Inductor selection: To design the needed inductor, the procedure in [10] has been followed. A balanced 3-phase sinusoidal voltage at each side of the transformer is considered. The magnitude of the first harmonic for the modulated squared waveform generated by the bridges, with 0.5 duty is considered for the analysis. Power transfer is given by (18), considering a turn ratio $n = 28/8$ and all the variables referred to the secondary. This equation shows the dependence of the phase shift between the two bridges ($\phi$) and also on the inductance value. Then, for a maximum power of 18 kW and considering the phase shift from 0° to 120°, the possible inductance values referred to the primary are presented in Fig. 5. The maximum inductance is obtained at 90°, for the maximum power capability. As lower inductances will increase the theoretical power capability, this will turn into a oversized converter. For that reason, the selected inductance is 43.2 $\mu$H. In order to make the converter symmetrical, the inductance has been split into two: the primary (1.79 $\mu$H) and the secondary (21.61 $\mu$H). With this inductance values, the power transfer in the TPDAB depending on the phase-shift is shown in Fig. 6.

$$P_{FLOW} = \frac{nV_1V_2}{\omega L_{TPDAB}}sin(\phi)$$  \hspace{1cm} (18)

$$\phi = \phi_s - \phi_p$$
### Table II
#### Converter Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Parameter</th>
<th>Value</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Battery Pack</td>
<td></td>
<td>ISR</td>
<td></td>
<td>TPDAB</td>
<td></td>
</tr>
<tr>
<td>Voltage</td>
<td>41 – 53 V</td>
<td>Cp</td>
<td>840 µF</td>
<td>Cs</td>
<td>420 µF</td>
</tr>
<tr>
<td>Max Power (2C)</td>
<td>18 kW</td>
<td>L1nt</td>
<td>92 µH</td>
<td>Lp/Ls</td>
<td>1.79/21.6 µH</td>
</tr>
<tr>
<td>Nominal Voltage</td>
<td>48 V</td>
<td>VpDC</td>
<td>115 V</td>
<td>Transformer</td>
<td>HP Three Phase, 18 kW, n=28/8 (s/p)</td>
</tr>
<tr>
<td>Nominal Capacity (C)</td>
<td>180 A</td>
<td>Fsw</td>
<td>20 kHz</td>
<td>VpDC</td>
<td>400 V</td>
</tr>
<tr>
<td>Current:Discharge</td>
<td>180 A(C)-540 A(3C)</td>
<td>MOSFET</td>
<td>IXFN360N15T2</td>
<td>Fsw</td>
<td>20 kHz</td>
</tr>
<tr>
<td>Current:Charge</td>
<td>90 A (1/2C)-180 A(C)</td>
<td>M OSFET p/s</td>
<td>IXFN360N15T2/IXKN75N60C</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### B. Capacitors Selection

Film capacitors have been selected for the DC-link due to lower ESR and higher reliability [20]. The same capacitor reference is used for both DC links. For $C_p$, due to the high currents at the capacitor and the large voltage variation, two film capacitors in parallel, each 420 µF have been selected. At the output bridge only one film capacitor with the same value is required.

#### V. Control System Design

The control is divided in two modes: start-up and regular operation. Start-up drives both stages during the buses pre-charging, with the main objective of achieving a reduced inrush current to avoid transformer saturation. Regular operation requires to keep the voltages at both DC-links within safe limits near the rated values, rejecting load disturbances and controlling the battery charge and discharge current.

##### A. Start-Up

During the start-up procedure, the $V_{pDC}$ is first charged to 115 V by operating the ISR stage. The proposed start-up control is shown at Fig. 7. The AC voltages at both sides of the transformer are gradually increased by adding a slow ramp that varies the primary, $d_L$, and secondary, $d_{HV}$, duty ratios from 0 to 0.5. An integral controller is designed to modify the $d_{HV}$ ramp in order to keep AC voltages sides at the same level, despite the differences bus voltages, and therefore reducing the inrush current. This avoids the use of any extra circuit, as the one proposed in the literature [21].

##### B. Regular Operation

During the regular operation, the converter is used for the battery control. The proposed control compromises a phase-shift control loop for the TPDAB and a cascade control loop for the ISR. The TPDAB phase-shift control demands the needed power for controlling the $V_{dDC}$, using (18) for the non-linear phase-to-power compensation.

#### C. ISR Control

Based on the average model, the control for the ISR is divided into two cascade loops: A current control loop and a voltage control loop.

1) **Current Control:** Following the assumption of the average design, if $I_{aISR}^p$, $I_{bISR}^p$ and $I_{cISR}^p$ are the same in each leg, a single PI controller, tuned for the plant described in 3 and considering the resistance to be negligible is used. The design has been performed so the close-loop system has a bandwidth of 1 kHz with a damping factor equal to one. The PI gains are calculated using (19).

$$K_p^p = 2\omega_n L_{ISR}, \quad K_i^p = \omega_n^2 C_{ISR}$$

2) **Voltage Control:** The voltage regulator has been designed using the Quadratic Voltage Control proposed in [22]. Where the expression that defines the system is given by (20). Following the same procedure than for the current controller, the expression used to tune the gains is shown in (21).

$$\frac{d (V_{pDC}(t))}{dt} = \frac{2}{C} P_{CP}$$

$$K_p^p = \omega_n C_p, \quad K_i^p = \omega_n^2 C_p / 2$$

Since the disturbance introduced by the TPDAB is related with the demanded or delivered load power, and considering there are no losses, the relationship between the current through the inductor and the power through the capacitor is given by (22). Because the $I_{pDC}$ is not measured, $P_{in}$ is estimated as the power demanded by the TPDAB, $P_{FLOW}$. Final control structure for the $V_{pDC}$ control is shown in Fig. 8.

$$I_L = \frac{P_{CP} + P_{in}}{3V_{BAT}} \approx \frac{P_{CP} + P_{FLOW}}{3V_{BAT}}$$

![Fig. 6. TPDAB power vs the phase shift between the primary and secondary three-phase bridges.](image-url)

![Fig. 7. TPDAB start-up control system.](image-url)
**D. TPDAB Control**

The TPDAB control has a single loop for controlling the \( V_{sDC} \) voltage. Equivalent to the \( V_{pDC} \), a QVC control is used. The non-linear relationship between the transferred power and the \( \phi \) angle is compensated by (18). Controller tuning is identical to the procedure shown before for the \( V_{pDC} \) control.

**E. Control tuning**

To tune the gains of all regulators, the cross-effects of the bandwidth and damping factor variation for each of the three controllers over the other two controlled variables have been analysed: 1) Bandwidth and damping factor for the TPDAB and ISR voltage controllers are set to 100 Hz and 1 Hz. The bandwidth and damping factor of the current controller is varied from 500 to 2000 Hz and from 0.5 to 1, respectively. Fig. 10 a) and b) shows the maximum variation at the voltages in \( V_{pDC} \) and \( V_{sDC} \). 2) Bandwidth for the voltage controller of the TPDAB and current controller of the ISR are set to 100, 1000 Hz respectively and for both the damping factor is set to 1. Then bandwidth of the ISR voltage controller varies from 50 to 200 Hz and the damping factor from 0.5 to 1. Fig. 10 c) and d) shows the maximum deviations in \( V_{pDC} \) and \( V_{sDC} \) respectively. 3) Bandwidth for the voltage controller and current controller of the ISR are set to 100 and 1000 Hz respectively and a damping factor of 1. Then bandwidth of the TPDAB voltage controller varies from 50 to 200 Hz and the damping factor from 0.5 to 1, Fig. 10 e) and f) shows the maximum values for \( V_{pDC} \) and \( V_{sDC} \) respectively. Based on these results, the values marked with a red dot in Fig. 10 have been selected. The numerical values are listed in Table III. These parameters have been selected considering a ratio of 1/10 between the external voltage and internal current bandwidths.

**VI. Simulation Results**

To test the previous behaviour, three different simulations have been performed using PLECS/Matlab: 1) Start-up using switching model, 2) Average model and 3) Switching model vs. Average model. The average model has been implemented in PLECS for the comparison with the switching model and also in Matlab to test the different control regions and the response to a 1C and 2C load cycles.

**A. Start-up Simulation Results**

Simulation using PLECS has been used for validating the start-up performance, Fig. 11. The \( V_{pDC} \), battery current, control action, are shown in Fig. 11a), b), c) respectively. \( V_{sDC} \), transformer rms currents, modified duty ratio and three phase primary currents are shown in d), e), f) and g). The proposed control reduces the voltage difference between the primary and the secondary bridges, allowing for a reduction in the TPDAB primary side current of 20 A with respect to the base case.
B. Average model

The proposed control system has first been evaluated with the developed average model. The results for load steps at 1 and 2C are shown in Fig. 12. The control system is tuned according to the damping factors and bandwidths selected in Fig. 10. The present results validates the expected voltages overshoots presented in Fig. 10. The $V_{pDC}$ and $V_{sDC}$ maximum voltages are 136 V and 414 V respectively, similar to the one shown in Fig. 10 c), d).

C. Switching model vs Average model

In order to validate the proposed average model, Fig. 13 shows a comparison between the system response for a load cycle of 16 kW, both for the average and the switching model. Clearly the responses are in good agreement, thus validating the previous average model. Table IV shows the efficiency of the switching model using PLECs with an approximate model of the selected switches to obtain the switching and conduction losses. For nominal operation (0.25-1 C), the obtained efficiency is around 96-93%. During 10-15 seconds it is possible to discharge the battery up to 2C. In this case efficiency decrease to 87%.

VII. EXPERIMENTAL SETUP

Fig. 14 shows a first prototype of the proposed converter. The prototype consists in three different blocks: 1) DC buses that includes all the switching devices for both stages. 115 V and the 400 V are isolated by a 1 mm PVC plastic sheet. Both DC buses and inductive connection terminals are formed by a tinned copper sheet and are connected with the switching devices by tinned brass stems. Inductors are placed in another block between the DC buses and the transformer. As is
commented before the TPDAB high frequency transformer is formed by three different single phase transformers in a Delta-Delta arrangement. High current connections are formed by flexible copper sheets.

VIII. CONCLUSION

This paper has proposed a new approach for a 48/400V converter with an application to battery packs. By integrating an ISR and a TPDAB, the converter avoids semiconductors parallelization by using an interleaving approach. The presented control system includes a novel method for the converter soft-starting and an average model for a better control parameters selection. Simulation results have validated the operation, average model of the converter, control system design and estimated efficiency for a maximum discharge rate of 2C. Future works are dedicated to the testing of the built prototype and the validation with experimental results.

REFERENCES