Energization and Start-up of Modular Three-stage Solid State Transformers

Mariam Saed, Alberto Rodriguez, Manuel Arias, Fernando Briz
Department of Electrical Engineering
University of Oviedo
Gijon, Asturias, Spain
saedmariam@uniovi.es

José María Cuartas
INAEL Electrical Systems
Toledo, Spain

Abstract — Grid-connection and startup of solid state transformers (SST) based on modular topologies are studied in this work. A simple solution is implemented to feed the auxiliary electronics (i.e. sensors, control boards, drivers, etc.) of each SST module. It is based on feeding this circuitry from the DC links of the module using Auxiliary Power Supplies (APS). However, this structure leads to a problematic energization of the SST due to the threshold input voltage of the APS. Before the DC link capacitors are charged to this voltage threshold, the APSs are not functional and consequently SST energization and connection to the grid are performed without monitoring. Although startup in this situation is problematic, adequate procedure can prevent unwanted transients. In this paper, a step-by-step simple procedure is proposed for energizing a three-stage SST based on a Cascaded H-Bridge (CHB) modular topology. Simulation results as well as experimental tests are presented.

Keywords— Solid State Transformers, Cascaded H-Bridge, modular, multilevel, auxiliary power supplies, grid forming, grid feeding, start-up, energization, pre-charging.

I. INTRODUCTION

Solid State Transformers (SST) are the replacement for conventional Line Frequency Transformers (LFT). They are recently gaining research attention due to their wide range of functionalities in comparison to the LFTs [1], [2]. This is due to the fact that these smart transformers are formed by power electronic converters functioning at a relatively high switching frequencies. This enable them to provide many advantages like DC low voltage (LV) ports, controlled bidirectional power flow, protections, fault ride-through, imbalances and harmonics compensation [3]. These are appealing features for applications like smart grids to efficiently integrate distributed resources and storage systems. SSTs also provide a relevantly higher power density, which is of special interest for applications where volume and weight are critical. Good examples are traction, offshore and subsea applications [4]-[6]. On the other hand, there is always the question of reliability and robustness of the SST in comparison to the LFT and it is obvious that, in this aspect, the LFT is superior. However, recent achievements in the field of semiconductor devices are directly related to the required voltage levels that the SST has to interface as well as the rated power transfer that it has to process [14]. Non-modular multilevel topologies can be employed for high voltage grid levels, however, it compromises the redundancy and fault tolerance of the SST.

One of the widely used SST topologies is the modular three-stage topology where one stage is a modular AC/DC converter to interface with the medium/high voltage (MV/HV) grid, the second is a DC/DC converter and finally a DC/AC conventional LV converter to connect to the LV grid. Many works in literature have studied this SST structure focusing on the different aspects of modelling, control techniques, efficiency improvements, protections and fault tolerance [5]-[16]. However, few ideas are presented related to the energization and the start-up of this specific SST structure. In literature, this topic is mostly discussed for non-modular topologies. Moreover, to the best of the authors’ knowledge no experimental results have been provided dealing with the first stages of the SST connection to the grid, including issues like pre-charging DC links, energizing auxiliary electronics in each of the SST modules, dealing with the possibility of operating in grid forming or grid feeding at any of the SST ports, etc.

In [17], the SST has a three-stage non-modular structure, in which the AC/DC stage is a conventional rectifier, the DC/DC stage is a dual half-bridge (DHB) and the DC/AC stage is a conventional inverter. The authors provided results for a straightforward stage-by-stage energization technique which resulted in high inrush current measured at the High Frequency Transformer (HFT). A procedure for decreasing this inrush current was proposed in [18]. The main idea was basically synchronizing the charging of the rectifier and the DC/DC stage DC links to achieve almost the same voltage at the terminals of the HFT. In [19], the SST topology is a three-stage non-modular multilevel structure based on a 3-level NPC converter acting as the AC/DC converter. In order to reduce the transients at the instant of the SST connection to the MV grid, charging of the MV DC link (22 kV) from the LV port is proposed. Regarding supplying the auxiliary electronics, in [20], strategies for implementing an Auxiliary Power Supply (APS) for a modular three-stage SST and a process to start it up are discussed. The work focuses on the design and the validation of the proposed APS but no simulation or experimental results of the start-up procedure are provided.

What specially distinguish the energization and start-up of the modular three-stage SSTs from other SST structures is the isolation requirements. It not only requires isolation between its two ports but also between series stacked
modules/cells at the HV side AC/DC converter stage which can be several kV over the LV side reference [21], [22]. Another important fact for practical SST application is the possibility of starting-up the SST with both grids available or with just one of them (i.e. grid-forming at one port) independent of the start-up port. In other words, depending on the availability of the grid, the SST has to be able to start-up from the HV side or from the LV side without any compromise in the behavior.

Those previously mentioned two facts imposes challenges on feeding the SST auxiliary electronics (i.e. energizing the SST) and its consequent start-up.

This paper proposes an APS structure fitting the topology practical implementation constrains. A simple step-by-step procedure for energizing and starting up the SST is presented. The method is then detailed for all possible SST operation modes depending on the availability of the grid at each of its ports. Validation of the proposed ideas is achieved using simulation and experimental results applied to the full-scale prototype of one SST module.

II. SST TOPOLOGY AND OPERATION MODES

A. SST topology

The selected SST topology is a three-phase CHB-based modular three-stage topology. It is schematically shown in Fig. 1 [23]. The topology is composed of three converters. The first stage is an AC/DC converter acting as the SST front-end converter connecting it to the HVAC grid. This stage is implemented using a CHB converter, whose cells are composed of a full-bridge (FB) and a DC link capacitor. Second stage is a DC/DC converter acting as the intermediate stage with the function of maintaining a required isolation level between both SST ports as well as bidirectional power flow. This stage uses a Dual Active Bridge (DAB) converter. The outputs of all the DABs of the three phases are connected in parallel creating a LV and high current DC link. Third stage is a conventional high-power DC/AC inverter which uses a 3-phase 4-line (3P4L) topology. Table I shows the specification of the SST. The AC/DC converter and the DC/DC converter stages have a modular structure. Each cell of the CHB is connected to one DAB converter forming one module of the SST (see Fig. 2). Modules are identical and stacked. Each module must be able to handle all the isolation required between the two SST ports. This is achieved by the DAB high frequency transformer (HFT).

The control of the SST is implemented in a partial distributed structure [24]. Each SST module has an independent control unit, this is called the Slave unit. Slave units are responsible for measurement and control tasks within the module, an example is generating gate signals for the CHB full-bridge, measuring input/output currents and voltages and performing the DAB control. However, there is a Master control unit where the top level control is implemented, dealing with balancing control of the CHB, measurement of line voltages and currents, grid synchronization, etc. All Slave control units of one phase are communicated together and to the Master control unit using a ring communication protocol based on TosNet. Each unit represents a node in the ring. This communication structure simplifies and reduces the optical fiber count [24].

B. Selected APS structure

The selected APS structure is a local distributed structure where APSs are used to feed the SST module from its local DC link capacitors. One APS is used to feed the HV side of the module from the cell capacitor ($C_{cell}$ in Fig. 2). Another APS feeds the LV side of the module from the LV DC link capacitor ($C_{LV}$ in Fig. 2).

---

**TABLE I: SST SPECIFICATIONS**

<table>
<thead>
<tr>
<th>Component</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>SST</td>
<td></td>
</tr>
<tr>
<td>Rated power</td>
<td>105 kW</td>
</tr>
<tr>
<td>Number of cells</td>
<td>21 (7 per phase)</td>
</tr>
<tr>
<td>Rated power per module</td>
<td>5 kW</td>
</tr>
<tr>
<td>HV/LV grid voltage (L-L)</td>
<td>6 kV / 400 V</td>
</tr>
<tr>
<td>DAB</td>
<td></td>
</tr>
<tr>
<td>Switching frequency</td>
<td>30 kHz</td>
</tr>
<tr>
<td>HFT isolation</td>
<td>24 kV</td>
</tr>
<tr>
<td>HFT transformation ratio</td>
<td>1:1</td>
</tr>
<tr>
<td>CHB</td>
<td></td>
</tr>
<tr>
<td>$V_{cell}$</td>
<td>800 V</td>
</tr>
<tr>
<td>$C_{cell}$</td>
<td>600 µF (film)</td>
</tr>
<tr>
<td>LV DC/AC</td>
<td></td>
</tr>
<tr>
<td>Rated power</td>
<td>105 kW</td>
</tr>
<tr>
<td>$V_{dcLV}$</td>
<td>800 V</td>
</tr>
<tr>
<td>$C_{dcLV}$</td>
<td>1500 µF (film)</td>
</tr>
<tr>
<td>APS</td>
<td></td>
</tr>
<tr>
<td>Input voltage</td>
<td>800 V</td>
</tr>
<tr>
<td>Output voltage</td>
<td>24 V</td>
</tr>
<tr>
<td>Threshold (turn-on)</td>
<td>350 V</td>
</tr>
</tbody>
</table>

---

**Fig. 1.** Selected modular-multilevel three-stage CHB based SST topology. AC grid filters at both ports are not shown.

**Fig. 2.** One module/cell of the SST composed of the CHB FB, DC link capacitor, the DAB FB1 and FB2, the HFT, the APSs and the HV/LV sides pre-charge circuits.
This structure allows the use of commercial APSs (for \( V_{cell} < 1500 \text{ V} \)) [25], which are relatively cheap, and avoids the complexity of designing a high isolation power source. The fact of having a self-powered SST module preserves the redundancy of the SST, which intrinsic to its modular design, increasing the SST reliability.

Fig. 2 shows one module of the SST with the two APSs and their input and output connections.

C. SST operation modes

The SST can operate in many operation modes depending on the availability of the grid at each of its ports. If the grid is existing at a port, then this port is working in Grid-feeding. On the other hand, if the grid does not exist at a port, the port is working in Grid-forming and is required to create this grid. Since the three-stage CHB-based SST topology has two ports, three operation modes are possible. Each operation mode imposes a distinctive control structure for each of the converter stages of the SST. Each of these modes as well as the control function of each converter are explained in this section.

1) Both ports are operating in Grid-feeding (Fig. 3a):

In this case, both grids exist, and the grid-interfacing converters have to synchronize with the grid. The control of the HV side CHB converter is focused on balancing the cells capacitors (i.e. controlling \( V_{cell} \)) while the control of the LV DC/AC 3P4L converter is dedicated to maintaining the LV DC link capacitor at the target value (i.e. controlling \( V_{dcLV} \)). Finally, the DAB DC/DC converter control is responsible for controlling the power transfer between the two ports given that the voltage at both DC links is controlled at the required constant voltage.

2) LV port is operating in Grid-forming (Fig. 3b):

In this case, only the HV grid, \( V_{advHV} \), is existing while the LV grid, \( V_{advLV} \), is required to be formed by the SST. Similar to the previous case, the control task of the CHB converter is balancing the cells capacitors. However, the control of the LV DC link capacitor voltage, \( V_{dcLV} \), has to be carried out by the DAB. It can no longer be performed through the DC/AC converter because its control will now be focused on creating/forming the LV grid. Since the DABs are all connected in parallel to the same \( C_{LV} \) DC link capacitor, the voltage control cannot be implemented in each DAB independently, instead, the outer voltage control loop is implemented in the Master control unit and the current reference is sent to all DABs.

3) HV port is operating in Grid-forming (Fig. 3c):

In this case, the HV grid, \( V_{advHV} \), is existing while the HV grid, \( V_{advHV} \), is formed by the SST. The CHB converter control is in charge of forming the HV grid while the balancing of the cell capacitor voltage is carried out by the DABs. Each DAB controls its \( V_{cell} \) independently. On the other hand, the LV side converter controls \( V_{dcLV} \).

III. PROPOSED SST START-UP PROCEDURE

The aim of this section is, first, to clarify the challenges related to the energization and start-up of the selected SST topology based on the selected APS structure and second, to apply the proposed start-up technique step-by-step on all SST operation modes.

A. SST Start-up challenges

The main challenge in this SST topology is the high isolation between HV and LV side grids, which is seen at the module level. While the proposed distributed APS structure provides the optimum solution for modular SST designs, providing simpler and more robust auxiliary circuitry energization technique, it implicates a more challenging start-up. The complication comes from two facts. The first one is that the APS has a threshold input voltage that should be achieved before it can feed any circuitry, implicating SST connection to the grid without any feedback or monetarization from the modules. The second one is that in a grid-forming situation, the forming port of the SST would be energized through the feeding port. This situation clearly leads to an uncontrolled energization, which may mean transient events such as inrush current and voltage drops/sags. These transients can lead to the possible breakdown of devices or drivers, saturation of HFT or switching off of the APSs.

B. Proposed start-up procedure

The three main characteristics of the proposed method for energizing and starting up the addressed SST topology
are the ability to mitigate undesired transients without any additional device or circuitry, validation for all operation modes and simplicity.

The basic idea of the proposed procedure is the synchronization of the energization/charging of the primary and secondary DC links, where the primary is the grid-feeding port and the secondary is the grid-forming port.

First, to charge the primary DC link from the rectifier connected to the grid, a pre-charge circuit is used to limit the inrush current. Two pre-charge circuits are essential at both ports of the SST (see Fig. 2) to be able to start-up in any operation mode (see Fig. 3). The value of the pre-charge resistors are selected based on the required time constant and the value of the DC link capacitor. The time constant is selected to be in the range of 600 ms. Resistor values are consequently calculated to be 1 kΩ for HV side and 450 Ω for LV side.

However, charging of secondary DC link is only possible after the energization of the corresponding APS (i.e. charging its feeding capacitor to the APS threshold voltage). Consequently, total synchronization (i.e. pre-charging both DC links at the same time) is not possible [18]. In this case, in order to avoid the inrush current resulting from the voltage difference applied on the transformer terminals, a soft starting technique is implemented as explained in detail in this section.

1) HV port operating in grid-feeding, LV port operating in grid-forming:

This operation mode takes place when the SST is supposed to establish the HVAC grid voltage while fed from the LVAC grid. Fig. 4 shows the detailed step-by-step proposed procedure for this particular operation mode. Since the grid is available at the LV side, it is obvious that the energization is done from this port. The blocks highlighted in blue are actions taking place at the LV side, while in red are those taking place at the HV side and in green are actions taking place simultaneously at both sides of the SST.

The procedure is also schematically shown in Fig. 5, where the LVAC grid rectified voltage, $V_{LVAC\text{ rectified}} = 650$ V (calculated based on the LVAC line voltage and the structure of the 3P4L converter) and $T_r$ is the time constant which is defined by the pre-charge resistors and the value of $C_{LV}$. At step (3), when instantaneously enabling FB2 (DAB full-bridge of the LV side) to charge $V_{cell}$, an inrush current is prone to happen due to the instantaneous voltage applied to the terminals of the transformer. This inrush current would cause a voltage drop in $V_{dc\text{LV}}$ introducing the possibility of switching Off $APS_{LV}$ and losing power in the primary side. This issue is solved by soft-starting full-bridge FB2 at step (3). This is done by employing a low duty cycle [26]. At step (6), full control of the SST is achieved and it starts with its normal function (i.e. creating the HV grid and transferring power between both ports).

The theoretical method is validated using simulation results performed in Simulink Matlab® and applied to one module of the SST. The results are shown in Fig. 6.

---

**Fig. 4.** Block diagram showing step-by-step proposed procedure for SST start-up in the case of LV port operating in grid-feeding and HV port operating in grid-forming.

**Fig. 5.** Schematic showing the events taking place during the proposed procedure for SST start-up in the case of LV port operating in grid-feeding and HV port operating in grid-forming.
2) HV port operating in grid-feeding, LV port operating in grid-forming:

This is the case when the SST is connected to the HVAC grid and is required to form the LVAC grid voltage. Fig. 7 shows the detailed step-by-step proposed energization and start-up procedure for this operation mode. Since the grid is available at the HV side, the energization is done from HV port. The blocks color coding is the same as the previous case.

The schematic of the start-up events is shown in Fig. 8, where the HVAC grid rectified voltage, $V_{\text{HVAC rectified}} = 606$ V (calculated based on the HVAC line voltage and the structure of the CHB) and $T_r$ is the time constant which is defined by the pre-charge resistors and the value of $C_{cell}$.

Similar to the previous operation mode, soft starting technique is implemented at step (3), in this case, when enabling FB1.

3) LV and HV ports operating in grid-feeding:

In this mode, the SST is connected to both the HVAC and the LVAC grids (i.e. both grid exist). Since the grid is available at both ports, the energization is done from both ports simultaneously. The start-up in this case is less problematic and previously discussed in literature [19]. Fig. 9 shows the detailed step-by-step start-up procedure. The blocks are only in green because events in HV and LV sides takes place simultaneously.

The start-up events are also schematically shown in Fig. 10. In this case each of $C_{cell}$ and $C_{LV}$ pre-charges to their corresponding grid rectified voltage (i.e. 606 V for $C_{cell}$ and 650 V for $C_{LV}$).

![Fig. 6. Simulation results. Proposed procedure for SST start-up in the case of LV port operating in grid-feeding and HV port operating in grid-forming.](image)

![Fig. 7. Block diagram showing step-by-step proposed procedure for SST start-up in the case of HV port operating in grid-feeding, LV port operating in grid-forming.](image)

![Fig. 8. Schematic showing the events taking place during the proposed procedure for SST start-up in the case of HV port operating in grid-feeding, LV port operating in grid-forming.](image)
IV. EXPERIMENTAL RESULTS

Fig. 11 shows the developed full-scale SST module. As shown in the corresponding schematic in Fig. 2, it is composed of the full bridge of the CHB, which is developed using 1.7-kV non-commercial Si IGBTs with a SiC anti-parallel diode from Infineon. The DAB bridges are developed using 1.2-kV commercial SiC MOSFETs from ROHM and two-channel commercial CREE driver boards. The control slave unit is designed based on a Xilinx Spartan 3E FPGA and including all AD converters and the required optical fibers for sending/receiving signals from all the module devices. The HFT is designed for 24-kV of galvanic isolation based on a UU-core and a separate winding structure [27]. The utilized APSs are commercial 60-W sources. The front panel board is designed to show the activity of all important components inside one module. Through the front panel it is possible to visualize any fault happening in the module as well as indicating the failing component.

Moreover, the obtained experimental waveforms (Fig. 12) are compared to the simulation waveforms (Fig. 6). The cell voltage in both cases is compared in Fig. 13. The noticeable agreement between the simulation and the experimental results validates the reliability of the developed simulation. This is a key point to the validation of the method on the full SST through simulation models.

Fig. 12 shows the experimental results when testing the proposed start-up procedure in the case of LV port operating in grid-feeding, and the HV port operating in grid-forming (Fig. 4 and Fig. 5). The test is carried out on the SST module (Fig. 11) at the target voltages. The results verifies the validity of the proposed start-up method.

Fig. 12 shows the experimental results when testing the proposed start-up procedure in the case of LV port operating in grid-feeding, and the HV port operating in grid-forming (Fig. 4 and Fig. 5). The test is carried out on the SST module (Fig. 11) at the target voltages. The results verifies the validity of the proposed start-up method.

Moreover, the obtained experimental waveforms (Fig. 12) are compared to the simulation waveforms (Fig. 6). The cell voltage in both cases is compared in Fig. 13. The noticeable agreement between the simulation and the experimental results validates the reliability of the developed simulation. This is a key point to the validation of the method on the full SST through simulation models.

IV. EXPERIMENTAL RESULTS

Fig. 11 shows the developed full-scale SST module. As shown in the corresponding schematic in Fig. 2, it is composed of the full bridge of the CHB, which is developed using 1.7-kV non-commercial Si IGBTs with a SiC anti-parallel diode from Infineon. The DAB bridges are developed using 1.2-kV commercial SiC MOSFETs from ROHM and two-channel commercial CREE driver boards. The control slave unit is designed based on a Xilinx Spartan 3E FPGA and including all AD converters and the required optical fibers for sending/receiving signals from all the module devices. The HFT is designed for 24-kV of galvanic isolation based on a UU-core and a separate winding structure [27]. The utilized APSs are commercial 60-W sources. The front panel board is designed to show the activity of all important components inside one module. Through the front panel it is possible to visualize any fault happening in the module as well as indicating the failing component.

Moreover, the obtained experimental waveforms (Fig. 12) are compared to the simulation waveforms (Fig. 6). The cell voltage in both cases is compared in Fig. 13. The noticeable agreement between the simulation and the experimental results validates the reliability of the developed simulation. This is a key point to the validation of the method on the full SST through simulation models.
A simple step-by-step procedure to solve these challenges is presented in this work. The procedure is explained in details for all the SST operation modes. It is clearly seen that no additional circuitry nor complicated control is required.

ACKNOWLEDGMENT

This work was supported by the Spanish Government under projects DPI2014-56358-JIN. It was also supported by the European Commission under FP7 Large Project, grant UE-14-SPEED-604057.

REFERENCES


