Synchronization in highly distorted three-phase grids using selective notch filters

Cristian Blanco, David Reigosa, Fernando Briz and Juan M. Guerrero
University of Oviedo. Dept. of Elect., Computer & System Engineering. Gijón, 33204, Spain
blancocristian@uniovi.es, diazdavid@uniovi.es, fernando@isa.uniovi.es, guerrero@isa.uniovi.es

Abstract—Robust extraction of the positive sequence voltage magnitude and frequency in highly distorted grids is of paramount importance in distributed power generation (DPG) systems. Phase locked loop (PLL) synchronization methods are commonly used, they can be grouped into pre-filter stage methods and filter in the loop methods. Though both provide similar performance and can be designed to reject one or more disturbing harmonic components although, compared to pre-filter stage methods, filter in the loop methods are conceptually simpler and easier to tune. Conversely, filter in the loop methods can show unstable behavior if they are not properly designed and do not include disturbance rejection strategies when the magnitude is distorted, their use not being therefore advisable when power calculation or magnitude synchronization is needed. This paper proposes a filter in the loop synchronization technique able to isolate the magnitude and phase of the positive sequence voltage of the microgrid/grid even under high distorted conditions. The method is based on an angle-tracking observer, which extracts the positive sequence phase, and a scalar product to extract the positive sequence magnitude, which provides a disturbance rejection mechanism for both phase and magnitude estimation.

Index Terms — Grid synchronization, complex PLL, complex coefficients filters, harmonic rejection.

I. INTRODUCTION

Historically, centralized power plants have been considered the most effective and reliable way to generate electricity, the use of Distributed Power Generation (DPG) being traditionally restricted to regions lacking adequate infrastructure. However, in recent years, due to the unstoppable increased electricity demand, natural resources management and environmental concerns, DPG is growing little by little. Actually only 1% of worldwide energy is generated by DPG, which includes both renewable (wind, solar, etc.) as well as non-renewable (fuel cells, micro gas turbines, etc...) energy resources, meaning that, globally speaking, the new paradigm is at an early stage. Although DPG is usually related to small or medium size power plants, it is expected that in the medium term each home-user can become an autonomous entity, with the capability not only of demanding but also of injecting power into the grid, which is commonly known as micro-generation [1].

A very extended and suitable way to insert the DPGs into the electrical system is throughout microgrids. This concept was first defined in [2] as a system with renewable and non-renewable energy resources, including loads, energy storage and heat, being a controllable system providing power generation, power storage and heat to a local area.

Generally speaking, a microgrid can operate in two different modes: island and grid-connected [3]. In island mode, it works as an autonomous system, the magnitude and frequency of the fundamental voltage being set by a master source or by a central controller [4]. In grid-connected mode, the magnitude and frequency of the fundamental voltage are established by the grid [3]. Estimation of the magnitude and phase of the positive sequence voltage at the point of common coupling (PCC) being of paramount importance to guarantee stable operation and precise control of the active/reactive power flows.

During grid-connected operation, strict regulations regarding power quality (harmonics and unbalances), islanding detection, frequency shifts and maximum magnitude deviations must be fulfilled [7]. Although during island operation these regulations are not necessary to be met, some “good practice” recommendations are usually given [8]. Both positive and negative sequence harmonics usually appears at the PCC voltage in case of high power transients, non-linear loads or unbalances [9], being therefore an essential issue the development of a synchronization method that efficiently works under high-distorted conditions to prevent the converter to re-inject the disturbances to the microgrid/grid.

Synchronization methods can be roughly classified into methods that extract the grid frequency, referred as frequency locked loop (FLL) methods and methods that extract the grid phase, referred as phase locked loop (PLL) methods. The main drawback of the FLL methods is that they usually have a poor disturbance rejection capability [10] against harmonic distortion strategies to overcome these limitations have already been proposed [11]. On the other hand, PLL methods typically provide disturbance rejection capabilities against harmonic and unbalanced conditions [14], what makes them an appealing option. The PLL methods could be organized as follows:

a) Methods that use a PLL in the synchronous reference frame (SRF-PLL) [15] or an angle tracking observer (ATO) [16]. This method locks the grid phase and it is generally limited to undistorted networks since it does not implement any specific disturbance rejection mechanism, being achieved it by using a reduced bandwidth in their PLL/ATO PI controller.

b) Pre-filter stage methods: they use a previous filtering stage that feeds the SRF-PLL or ATO with the goal of removing specific harmonic components. The pre-filter stage can be composed by a decoupling network [12] or a cascade of filters (real or complex coefficients) [14], some...
of them allowing the extraction of high order harmonics [13].
c) Filter in the loop methods: they eliminate harmonic components by inserting a filtering stage within the SRF-PLL/ATO close locked loop, [18]. The main drawback of these methods is that the disturbance rejection mechanism is only effective for phase extraction, but not for the magnitude. This can have adverse effects for power calculations or during the synchronization process.

In this paper, a new filter in the loop synchronization method with disturbance rejection capability for both phase and magnitude estimation is proposed. The paper is organized as follows: section II shows the basics of the proposed synchronization method. Filtering process, tuning and stability criteria are shown in section III, while a simulation based analysis of the proposed method under different working conditions is given in Section IV. Finally the conclusions are presented in Section V.

II. GRID SYNCHRONIZATION USING SELECTIVE CASCADE OF NOTCH FILTERS

Any three-phase balanced system (voltages and/or currents) can be expressed as a complex vector into an αβ reference frame (1). An ideal grid will only exhibit a positive sequence component, i.e. harmonic components (n=1). However, a negative sequence (n=1) voltage, due to unbalanced loads, as well as higher order harmonic components (n=5, 7, -11, 13,…), due to non-linear loads like diode and thyristor rectifiers, can be found in practice.

$$u_{\alpha \beta} = U_1 e^{j(\omega t-\theta_1)} + U_m e^{j(m\omega t-\theta_m)} + \sum_{n=5,7,-11,13,\ldots} U_n e^{j(n\omega t-\theta_n)}$$

where \(n\) is the harmonic order.

Fig. 1 shows the block diagram of the proposed method, the signal processing used to estimate the fundamental voltage component magnitude and phase is explained following.

![Block diagram of the proposed method](image)

**a) Phase extraction procedure**

An ATO with a filter in the loop stage is used to estimate the phase of fundamental component (positive sequence). For discussion purposes, it will be first assumed that the input signal, \(U_{\alpha \beta}\), (2), consist of the fundamental component, and two harmonics, one being a positive sequence component of order \(m\) and the other a negative sequence component of order \(-n\). The error signal (3) is obtained as the vector cross-product between the estimated unit vector \(e^{j\omega t}\), whose phase is the estimated phase of the input signal, and the input signal \(U_{\alpha \beta}\).

The error is divided by the estimated fundamental input magnitude \(U_1\) in order to make it insensitive against SAGs and magnitude changes. Assuming perfect tracking of the fundamental component, \(\dot{\phi}_{\alpha \beta} = \alpha_1 f\), the error signal, (3), can be expressed as (4).

$$\epsilon_{\alpha \beta} = U_{\alpha \beta} \sin(\alpha_1 t) + U_1 \sin(\alpha_1 t + \theta) + U_2 \sin(-n \cdot \alpha_1) \cdot \alpha_1 t + \gamma)$$

**b) Magnitude extraction procedure**

To estimate the fundamental voltage component magnitude \(U_1\), a scalar product is performed between the grid voltage, \(U_{\alpha \beta}\), and the unit vector \(e^{j\omega t}\), which phase is the estimated phase of the ATO (See Fig. 1). A filtering stage is placed after the scalar product to provide a disturbance rejection mechanism for the magnitude estimation.

![Distribution of ATO harmonics in case of balanced and unbalanced ATO inputs](image)
Similarly as discussed for the phase extraction procedure previously, if the input complex voltage vector is balanced (2), the scalar product will be of the form shown by (6). For the case of \( \theta = \gamma = 0 \), the spectrum of \( E_A \) consist of a DC component, whose amplitude is the grid fundamental voltage component \( U_{\text{grid}} \), and a set of harmonic components located at \( h \neq 0 \) (\( h=1,2,3,\ldots \)), the corresponding frequency spectrum is shown in Fig. 3. Conversely, if the input complex vector of the magnitude estimation block is the same as an unbalanced-fed nonlinear load defined in (5), the spectrum of \( E_A \) is composed by a DC component, which amplitude is the grid fundamental voltage component \( U_{\text{grid}} \), and harmonic components located at \( h \neq 0 \) (\( h=1,2,3,\ldots \)).

III. FILTERING STAGE, TUNING PROCESS AND STABILITY CRITERIA

To reject the disturbances discussed in the previous section, a filtering stage consisting on “n” cascade notch filters is proposed (see Fig. 4), their design, tuning and digital implementation, as well as their stability analysis, is presented in this section.

a) Filtering stage design

The transfer function of a generic second order analog notch filter can be expressed as (7), where \( \xi \) sets the depth and the width of the filter and \( \Omega \) is the notch frequency. Since the proposed method is intended to be implemented in a DSP based system, the system design and stability analysis will be performed in the discrete time domain. To guarantee precise transformation of the frequencies of interest from the continuous domain to the discrete domain, Tustin discretization will be used (8), (9) being obtained by discretization of (7).

\[
\begin{align*}
NF(s) &= \frac{s^2 + \Omega^2}{s^2 + \xi^2 s + \Omega^2}; \quad \Omega_n = n \cdot \Omega_n \\
n &= \frac{2}{s+1}, \quad \xi = \frac{1}{\omega_n}, \quad \Omega_n = \frac{\omega_n}{s+1} \\
NF_n(z) &= (1 - \frac{1}{2} \cos(\omega_n) z^{-1} + \frac{1}{2} - \frac{1}{2} \cos(\omega_n) z^{-1} + (2 - b) \cdot \frac{1}{2})^{-1} \\
\omega_n &= \frac{n \cdot \omega_0}{\delta s/2} \\
b &= \frac{1}{1 + \beta}
\end{align*}
\]

(7) (8) (9) (10) (11)

As already mentioned, the frequency spectrum of the PI regulator input (4) and amplitude errors (6) consist of harmonic components at \( h \neq 0 \) (\( h=1,2,3,\ldots \)), depending on whether the grid voltage is balanced. A filtering stage consisting on a cascade of “n” second order notch filters, (10), is used to remove these harmonic components. The notch filter design requirements, (20), indicates that this transfer function must have \( C \) zeros located on the unit circle at the notch frequencies \( e^{i\theta} \) to make zero gain at notch frequencies and \( P \) poles adjacent to the zeros to assure unitary gain for the non-notch band, with the poles located within the unit circle (20). The nearer the poles are to the unit circle, the smaller will be the bandwidth of the notch filter (20).

The international standards for grid-connected converters, [6], limit the maximum total voltage harmonic distortion (THD) to 5%, each individual harmonic magnitude being smaller than 4% for harmonic orders lower than 11th, 2% for the harmonics orders between 11th and 17th, 1.5% for the harmonic orders between 17th and 23rd, 0.6% for harmonic orders between 23rd and 35th and 0.3% for orders higher than 35th. Since each notch filter adds an additional phase shift into the estimated phase, only harmonics whose order is lower than 11th will be considered for the filtering process. The proposed filtering stage consists of three notch filters, (9), located at \( \omega_n = 100 \), \( \omega_n = 200 \) and \( \omega_n = 300 \), that corresponds to -11th, 3rd, 5th, -3rd, 7th, -5th and 7th harmonics (see section 2). Other harmonic components could be taken into account, the method being reconfigurable to reject them.

It is also important to note that a lowpass filter could be placed inside the filtering stage in order to deal with white Gaussian noise coming from the sensors and electronics. It is not necessary to include it inside the ATO since the PI regulator acts as a lowpass filter, but it can be placed inside the
magnitude estimator. In this case, a 300Hz lowpass filter has been used.

If (9) is used for the selected notch frequencies using a bandwidth of 50rad/s, the zero-pole map shown at Fig. 6 is obtained. It is observed that all zeros are placed on the unit circle, the poles being close to the zeros and inside the unit circle, following therefore the design requirements.

Color maps were found to be convenient for visualization purposes. The optimum value for the phase margin was selected to be 70\(^\circ\) [22], while for the overshoot and time response, the lower is their value, the better is the behavior of the system. Fig. 8a shows PhMar, which is defined to be PhMar=Phase margin−70\(^\circ\), i.e. the absolute value of the difference between the actual and the target phase margin, as a function of \(K_p\) and \(K_c\). Figs. 8b and 8c show the overshoot percent and settling time respectively, as a function of \(K_p\) and \(K_c\). Fig. 8d shows the global performance index (17). For the selected weights, \(w_{\text{phMar}}\), \(w_{\text{over}}\) and \(w_{\text{setTim}}\) in (17), relatively large values would normally be assigned to \(w_{\text{phMar}}\) since stability is key, while smaller values would be used for \(w_{\text{over}}\) and \(w_{\text{setTim}}\). \(w_{\text{phMar}}=0.9, w_{\text{over}}=0.01\) and \(w_{\text{setTim}}=0.1\) were used for the results shown in this paper. Fig. 8d shows the GI

**IV. SIMULATION ANALYSIS UNDER GRID DISTORTED CONDITIONS**

Simulation results showing the validity of the theoretical analysis are presented in this section. Fig. 9 shows the proposed simulation setup where a programmable AC source was used to produce six different disturbances in the grid voltage: 1) grid frequency change, 2) grid voltage magnitude change, 3) grid unbalance, 4) harmonic conditions, 5) simultaneous change of the grid frequency and magnitude and 6) simultaneous change of the grid frequency and harmonic distortion.

For each disturbance, the performance of the proposed method is compared with two well known, widely used synchronization methods: MCCF-PLL [12] and CCCF-PLL [14]. Although a large number of synchronization methods could be found in the literature, the MCCF-PLL and the CCCF-PLL methods have been selected since they are methods designed to be used under high polluted networks [14].

The MCCF-PLL and the CCCF-PLL methods have been configured to reject 1\(^{st}\), 5\(^{th}\) and 7\(^{th}\) harmonics. The bandwidth
of the stop filters has been set to 50 rad/s for all methods, meanwhile the band-pass filter for the fundamental component has been set to 600 rad/s in MCCF-PLL and CCCC-PPLL. The lowpass filter of the proposed method has a bandwidth of 300 Hz (≈ 1900 rad/s).

Since the CCCC-PPLL method uses the same ATO than the proposed method, the same tuning parameters have been used for both methods. The same tuning methodology as describe in the previous section was followed for the MCCC-PPLL, resulting in a PI regulator gains of \( K_p = 4.06 \) and \( K_i = 8.37 \).

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency deviation</td>
<td>( 47 \leq f_{\text{in}} \leq 53 )</td>
</tr>
<tr>
<td>Voltage deviation</td>
<td>( 0.8 \leq V_{\text{in}} \leq 1.2 )</td>
</tr>
<tr>
<td>Unbalance factor</td>
<td>( 4% )</td>
</tr>
<tr>
<td>Harmonic distortion</td>
<td>( 4% ) individual harmonic</td>
</tr>
</tbody>
</table>

The applied disturbances have been selected with the aim to reach the limits of the different grid codes [23-25] (see Table I, where the clearance time refers to the detection and disconnection time from the main grid). Simulation results are given per unit for visualization purposes, being the rated grid voltage and frequency are 220V and 50Hz respectively. Magnitude, frequency and phase signals are plotted since they are used commonly for different control strategies like synchronization, magnitude/frequency restoration, droop control, power calculation, etc…

a) Frequency deviations test

Fig. 10a and 9b show the frequency and magnitude of the AC source voltage that includes both ramp-like and step-like frequency deviations, intended to emulate the inertia of synchronous generators and/or the connection of disconnection of big loads in weak grids or islanded drooped microgrids [26]. A frequency ramp-like change of 3 Hz in 0.2s and a step-like change of 6 Hz were performed (from the upper to the lower limit of Table I).

Fig. 10c, 9d and 9e show the estimated magnitude, frequency and phase error respectively, the phase error being calculated as the phase difference between the AC source fundamental voltage phase and the estimated phase.

It is observed from Fig. 10c that the proposed method shows a good magnitude tracking capability with zero steady state error. On the other hand, the remaining methods show a small (1%) steady state magnitude error, showing small transient magnitude oscillations when the frequency step changes are performed (t=2s and t=3s). All the methods show similar frequency tracking capabilities (see Fig. 10d), negligible steady-state frequency errors are observed even when a 6Hz frequency step is performed.

The main performance mismatch between methods is related to the phase delay produced by the filtering stage (see Fig. 10e). The proposed method produces a phase delay of ≈1.7 deg (as MCCF-PLL method) meanwhile the delay introduced by the CCCC-PPLL method is ≈8 deg. However these offsets can be easily compensated by means of the filters transfer functions.

b) Magnitude deviations test

Table I shows the maximum allowed magnitude deviations for grid-connected systems. In the present test, the frequency remains constant (see Fig. 11a) as long as the magnitude of the AC source changes from 1 pu to 0.8 pu in 0.2s, ramp-like, and from 0.8 to 1.2 pu, step-like change, from the lower to the upper limit, t=2s, and backwards, t=3s (see Fig. 11b).

While all of the tested methods response under ramp-like deviations is adequate (magnitude (Fig. 11c), frequency (Fig. 11d) and phase (Fig. 11e) errors are negligible), when a step-like change is applied, small transient oscillations appear in the tracked frequencies, magnitudes and phases. The proposed method shows zero steady-state magnitude, frequency and phase errors. The frequency oscillations, whose peak magnitude is ≈0.01 p.u., are damped after 0.25s. The same phase delays were obtained as in subsection IVa, where small oscillations appear into the phase error due to the frequency oscillations.

c) Unbalance test

Unbalanced conditions are caused mainly by unbalanced loads operation. E.g. most low-voltage loads and some medium-voltage ones (e.g. electric traction motors), are single-phase fed. This equipment, when connected to a three-phase
system, causes unbalanced load currents, which creates non-symmetrical voltage dips in individual phases causing voltage unbalances. The voltage unbalance factor (VUF) is usually defined as the ratio between the negative sequence and the positive sequence voltage components [27], the limits being shown in Table I (limited to 4%). Two voltage unbalance factor values were tested (see Fig. 12b) in order to compare the performance of the proposed method, while the frequency remains unchanged (see Fig. 12a). A 4% lower-normative unbalance factor was selected during 1s<t<2s and also a 10% upper-normative unbalance factor was used in 2s<t<3s. The unbalance rejection capability of all of the tested methods is high, both in magnitude (Fig. 12c), frequency (Fig. 12d) and phase (Fig. 12e). The proposed method shows the best global performance, exhibiting negligible steady-state errors (magnitude, frequency and phase). The behavior under step-like unbalance variations is similar that the magnitude deviations test, where small oscillations were obtained that are damped after 0.25s.

Historically, electric machines were the main sources of harmonics in power systems, however, the power electronic equipment that is commonly used now days, should be included as a source of harmonic distortion. Section III.a and Table I describe the maximum harmonic distortion allowed for grid-connected equipment.

Fig. 13 shows the simulation results of the proposed scenario, where a 5th harmonic with a magnitude modified from 0pu to 0.04pu at t=1s, changed to 0.1pu at t=2s and finally removed at t=3s is injected by the AC source, meanwhile the frequency remains unchanged (Fig. 12a and b).

MCCF-PLL and CCCC-PLL methods do not reject completely the injected harmonics and oscillations were found both in magnitude and frequency (Figs. 12c, d) that disappear in the estimated phase due to the lowpass effect of the integrator (Fig. 13e). The magnitude error is close to 0.005pu for the MCCF-PLL and CCCC-PLL methods when a 0.04 p.u. 5th harmonic is injected and 0.01pu when the 5th harmonic magnitude changes to 0.1pu. A similar behavior is observed for the frequency estimation (see Fig. 13c). The proposed method shows the better performance; negligible steady state error in magnitude, frequency and phase estimations and fast transient response when the steps commands are applied (t=1, 2 and 3s).

d) Harmonic conditions test

A simultaneous change in magnitude and frequency which can be caused by the connection and disconnection of big loads in weak grids or islanded drooped microgrids is presented in this section. Fig. 14a and b show the frequency and magnitude changes including ramp-like and step-like patterns.

The proposed synchronization method shows an overall acceptable tracking capability, both in magnitude, frequency and phase. In magnitude and frequency terms, it does not show steady state error (MCCF-PLL and CCCC-PLL show a small magnitude error) and it exhibit 1.7deg. of phase delay in the estimated phase.
The proposed method is configured to reject the 5th harmonic, whose magnitude follows Fig. 15b, is generated by the AC source. This test is run to confirm the harmonic rejection capability under frequency deviations. It is observed from Fig. 15c and d, that the proposed method estimates the magnitude and frequency with negligible steady-state error, while the same phase delays as in the previous test are obtained (see Fig. 15d). It is noted from Fig. 15c, d and e, that the obtained results both for the proposed method, CCCF-PLL and MCCF-PLL methods follow a mixture between tests a (Fig. 10) and d (Fig. 13).

This denotes the simplicity of the notched filtering on the loop stage designed.

V. EXPERIMENTAL RESULTS

In this section the experimental results testing the performance the synchronization methods are presented. The experimental setup is shown in Fig. 16, where LCL filters, with a resonance frequency of 575Hz are used. The master inverter was programmed to produce the same disturbances discussed in the previous section whereas TMS320F28335 DSP has been used for the implementation of the algorithms, using a sampling and switching frequency of 10 kHz. As simulation results, Tustin transformation was used for the discretization of the continuous transfer functions. The different methods have been tuned to the values obtained through the optimization method described in the Section II.

It is also important to note that the execution time of the proposed method is 10 µs meanwhile the CCCF-CPL uses 12.8 µs and the MCCF-PLL method consumes 13.8 µs when the proposed method is configured to reject -1th, 3rd, 5th, -5th and 7th harmonics (Section III) meanwhile the CCCF-CPLL and the MCCF-PLL only rejects -1th, 5th and 7th harmonics.

Fig. 14- Simulation results containing simultaneous frequency and magnitude deviations: target frequency, a), and magnitude, b), magnitude error, c), frequency error, d) and phase error, e).

f) Simultaneous frequency deviations and harmonic conditions test

This test shows a combination of tests a) and d) where frequency deviations (Fig. 15a) and a 5th harmonic, whose magnitude follows Fig. 15b, is generated by the AC source. This test is run to confirm the harmonic rejection capability under frequency deviations. It is observed from Fig. 15c and d, that the proposed method estimates the magnitude and frequency with negligible steady-state error, while the same phase delays as in the previous test are obtained (see Fig. 15d). It is noted from Fig. 15c, d and e, that the obtained results both for the proposed method, CCCF-PLL and MCCF-PLL methods follow a mixture between tests a (Fig. 10) and d (Fig. 13).

Fig. 15- Simulation results containing simultaneous frequency deviations and harmonic conditions: a) target frequency, b) 5th harmonic instant magnitude (p.u.), c) magnitude error (p.u.) d) frequency error (p.u.), e) phase error (deg).

This denotes the simplicity of the notched filtering on the loop stage designed.

Fig. 16-Experimental Setup

a) Frequency deviations test

Fig. 17 shows the experimental results under frequency deviations implemented into the master inverter output voltage. Ramp-like (t=1, 4s) and step-like (t=2, 3s) deviations have been used. As simulation results, the proposed method shows an excellent magnitude and frequency tracking capability, where negligible steady-state error is observed (excluding white Gaussian noise) both in the magnitude (Fig. 17c) and frequency (Fig. 17d) error signals. It is worth to mention that some spikes are present into the frequency error when a 6Hz (0.12 p.u.) step-like frequency variation is produced that cannot be considered since this type of deviation is less likely to occur in practice due to the large inertia of the generators.

Talking into phase error terms (Fig. 17e), the same phase delays are obtained as simulation results, where the phase error contains less Gaussian noise than the frequency error due to the lowpass behavior of the phase integrator. Small phase deviations appear when a 0.12 p.u. step-like frequency command is applied that are rectified after 50ms.

b) Magnitude deviations test

Fig. 18 shows the magnitude deviation experimental results when the master inverter output voltage follows Fig. 18b. The proposed method exhibits good magnitude tracking capability (mean of the magnitude error is close to zero) and it also shows better Gaussian noise cancellation than the remaining methods. This difference is more noticeable into the frequency error (Fig.17d), where the Gaussian noise is higher for the MCCF-PLL and the CCCF-CPLL methods. Some spikes are

Fig. 17- Experimental results for frequency deviations: target frequency, a), and magnitude, b), magnitude error, c), frequency error, d) and phase error, e).

Fig. 18- Experimental results for magnitude deviations: target frequency, a), and magnitude, b), magnitude error, c), frequency error, d) and phase error, e).
obtained when a step-like deviation is performed that not affect in a great degree the behavior of the slave inverter because of its voltage and current control loops.

As Fig. 17e shows, all of the tested methods exhibit undistorted steady-state phase and small phase deviations are present when a step-like magnitude change is performed.

\[
\begin{align*}
\text{f(pu)} & \quad 0.9 & 1 & 1.1 \\
\text{m(pu)} & \quad 0.8 & 1 & 1.2 \\
\text{m.e(pu)} & \quad -0.02 & 0 & 0.02 \\
\text{f.e(pu)} & \quad -0.02 & 0 & 0.02 \\
\text{p.er (deg)} & \quad -10 & -5 & 0
\end{align*}
\]

Fig. 18- Experimental results for magnitude deviations: target frequency, a), and magnitude, b), magnitude error, c), frequency error, d) and phase error, e).

c) Unbalance test

A negative sequence component whose magnitude follows Fig. 19b has been injected into the master inverter output voltage. The proposed method shows good rejection to the double-fundamental-frequency harmonic created by the unbalance, even when a 0.1 p.u. negative sequence is present (2<t<3s), both in magnitude (Fig. 19c), frequency (Fig. 19d) and phase (Fig. 19e).

The remaining methods show a similar good performance dealing with unbalances, as predicted in simulation results.

\[
\begin{align*}
\text{f(pu)} & \quad 0.9 & 1 & 1.1 \\
\text{m(pu)} & \quad 0.8 & 1 & 1.2 \\
\text{m.e(pu)} & \quad -0.04 & -0.02 & 0 \\
\text{f.e(pu)} & \quad -0.02 & 0 & 0.02 \\
\text{p.er (deg)} & \quad -10 & -5 & 0
\end{align*}
\]

Fig. 19- Experimental results for unbalance conditions: target frequency, a), and unbalance factor, b), magnitude error, c), frequency error, d) and phase error, e).

d) Harmonic conditions test

This section contains the experimental results when a 5th harmonic, whose magnitude follows Fig. 20b, was injected into the master inverter output voltage.

\[
\begin{align*}
\text{f(pu)} & \quad 0.9 & 1 & 1.1 & 1.2 \\
\text{m(pu)} & \quad 0.8 & 1 & 1.2 & 1.2 \\
\text{m.e(pu)} & \quad -0.04 & -0.02 & 0 & 0.02 \\
\text{f.e(pu)} & \quad -0.02 & 0 & 0.02 & 0.02 \\
\text{p.er (deg)} & \quad -10 & -5 & 0 & 0
\end{align*}
\]

Fig. 20- Experimental results for harmonic conditions: target frequency, a), and harmonic instant magnitude (p.u.), b), magnitude error, c), frequency error, d) and phase error, e).

e) Simultaneous frequency and magnitude deviation test

In this test a simultaneous change both in frequency (Fig. 21a) and magnitude (Fig. 21b) is applied. All of the tested methods show a small magnitude error when a simultaneous ramp-like change (t=1, 2s) occurs both in frequency and magnitude that is slightly smaller for the proposed method.

The frequency and angle tracking is good, showing some spikes when ramp-like deviations are performed that confirm simulation results.
The proposed method with existing discussed. Simulation controller and the stability of the whole method has been obtained the positive sequence amplitude of magnitude extraction block based on the scalar product to frequency/disturbances and a complex PLL to extract the based on a notch performance test magnitude deviations: target frequency, a), and magnitude, b), magnitude error, d) and phase error, c).

f) Simultaneous frequency deviations and harmonic conditions test

This test aims to verify simultaneously the frequency-adaptive and harmonic rejection capabilities. The frequency of the master inverter output voltage follows Fig. 22a meanwhile the magnitude of the injected 5th harmonic is changed using Fig. 22b.

As Fig. 22 shows, there are not substantial differences between the magnitude (Fig. 22c), frequency (Fig. 22d) and phase (Fig. 22e) errors present in this test from the errors obtained in subsection V.d (Fig. 20): “harmonic conditions test” that proves the excellent frequency tracking capability of the tested methods. The proposed method shows the same performance working at different frequencies.

VI. CONCLUSIONS

A synchronization method for islanded and grid connected power converters is presented in this paper. The method is based on a notch-filter in the loop stage to eliminate disturbances and a complex PLL to extract the frequency/phase of the fundamental voltage component. A magnitude extraction block based on the scalar product to obtain the positive sequence amplitude of the grid voltage has been proposed.

The design of the filtering stage, the tuning of the controller and the stability of the whole method has been discussed. Simulation and experimental results comparing the proposed method with existing synchronization methods have been presented, using six different disturbances. It is concluded from the simulation and experimental results that the proposed method shows an excellent overall performance accomplishing with international detection standards, showing better performance than the existing methods in terms of disturbance rejection, time consumption and simplicity.

REFERENCES

[23] «Technical Regulation for Electricity generating Facilities of 11 kW or lower» Energinet Denmark, 2008
[25] ESB Networks «Conditions Governing Connection to the Distribution System: Connections at MV and 38 kV & Embedded Generators at LV, MV and 38 kV», 2006
[27] IEEE Recommended Practice for Electric Power Distribution for Industrial Plants» IEEE Std 141-April 1994